****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu Apr 10 23:20:45 2025
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4044   1.0000            0.8533 &   4.5930 f
  I_RISC_CORE/n1192 (net)     16  20.5911 
  I_RISC_CORE/U1039/A2 (NOR2X0_HVT)         0.0111   0.4042   1.0000   0.0077   0.0077 &   4.6007 f
  I_RISC_CORE/U1039/Y (NOR2X0_HVT)                   0.1873   1.0000            0.7167 &   5.3174 r
  I_RISC_CORE/n1093 (net)      3   2.6559 
  I_RISC_CORE/U1046/A2 (NOR2X0_HVT)         0.0126   0.1873   1.0000   0.0087   0.0087 &   5.3261 r
  I_RISC_CORE/U1046/Y (NOR2X0_HVT)                   0.1191   1.0000            0.4721 &   5.7982 f
  I_RISC_CORE/n826 (net)       1   0.5848 
  I_RISC_CORE/U1047/A2 (MUX21X1_HVT)        0.0000   0.1191   1.0000   0.0000   0.0000 &   5.7982 f
  I_RISC_CORE/U1047/Y (MUX21X1_HVT)                  0.3219   1.0000            0.7180 &   6.5161 f
  I_RISC_CORE/n827 (net)       1   0.7210 
  I_RISC_CORE/ctmTdsLR_1_4353/A5 (OAI221X1_HVT)
                                            0.0581   0.3219   1.0000   0.0417   0.0417 &   6.5578 f
  I_RISC_CORE/ctmTdsLR_1_4353/Y (OAI221X1_HVT)       0.1651   1.0000            0.8380 &   7.3958 r
  I_RISC_CORE/n829 (net)       1   1.5383 
  I_RISC_CORE/ctmTdsLR_5_4619/A4 (AOI221X1_HVT)
                                            0.0000   0.1651   1.0000   0.0000   0.0000 &   7.3958 r
  I_RISC_CORE/ctmTdsLR_5_4619/Y (AOI221X1_HVT)       0.1617   1.0000            0.9146 &   8.3104 f
  I_RISC_CORE/n834 (net)       1   0.8198 
  I_RISC_CORE/U1051/A3 (OA21X1_HVT)         0.0167   0.1617   1.0000   0.0116   0.0116 &   8.3220 f
  I_RISC_CORE/U1051/Y (OA21X1_HVT)                   0.2181   1.0000            0.4626 &   8.7846 f
  I_RISC_CORE/n1323 (net)      2   1.8888 
  I_RISC_CORE/U1539/A1 (NOR2X0_HVT)         0.0109   0.2181   1.0000   0.0076   0.0076 &   8.7922 f
  I_RISC_CORE/U1539/Y (NOR2X0_HVT)                   0.1363   1.0000            0.6397 &   9.4319 r
  I_RISC_CORE/I_ALU_Result_1_ (net)
                               1   1.2612 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/D (SDFFX1_HVT)
                                            0.0164   0.1363   1.0000   0.0114   0.0114 &   9.4433 r
  data arrival time                                                                        9.4433

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1103     2.1437
  data required time                                                                       2.1437
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1437
  data arrival time                                                                       -9.4433
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.2996

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -7.2996 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -7.2816 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2555   1.0000            0.8537 &   7.8347 f
  I_RISC_CORE/n1346 (net)      7   4.2545 
  I_RISC_CORE/U1558/A1 (AO222X1_RVT)        0.0000   0.2555   1.0000   0.0000   0.0001 &   7.8348 f
  I_RISC_CORE/U1558/Y (AO222X1_RVT)                  0.2216   1.0000            0.5712 &   8.4060 f
  I_RISC_CORE/n1338 (net)      1   1.0192 
  I_RISC_CORE/U1560/A2 (AO221X1_RVT)        0.0494   0.2216   1.0000   0.0348   0.0348 &   8.4408 f
  I_RISC_CORE/U1560/Y (AO221X1_RVT)                  0.1149   1.0000            0.5565 &   8.9973 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[0] (net)
                               1   0.8951 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1149   1.0000   0.0000   0.0000 &   8.9974 f
  data arrival time                                                                        8.9974

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0786   0.9500            0.2438 &   3.3164 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.0929 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0786   0.9500   0.0000   0.0000 &   3.3164 r
  clock reconvergence pessimism                                                 0.0553     3.3717
  clock uncertainty                                                            -0.1000     3.2717
  library setup time                                          1.0000           -1.3710     1.9006
  data required time                                                                       1.9006
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9006
  data arrival time                                                                       -8.9974
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.0967

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0468 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0468 

  slack (with derating applied) (VIOLATED)                                     -7.0967 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -7.0776 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U226/A1 (NOR2X4_HVT)          0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U226/Y (NOR2X4_HVT)                    0.3405   1.0000            0.9203 &   4.6600 r
  I_RISC_CORE/n1151 (net)     16  17.2891 
  I_RISC_CORE/ctmTdsLR_1_6187/A6 (AO222X1_HVT)
                                            0.0000   0.3399   1.0000   0.0000   0.0011 &   4.6610 r
  I_RISC_CORE/ctmTdsLR_1_6187/Y (AO222X1_HVT)        0.2830   1.0000            0.8197 &   5.4807 r
  I_RISC_CORE/tmp_net675 (net)
                               1   0.7853 
  I_RISC_CORE/ctmTdsLR_4_4349/A2 (AOI222X1_HVT)
                                            0.1003   0.2830   1.0000   0.0673   0.0673 &   5.5480 r
  I_RISC_CORE/ctmTdsLR_4_4349/Y (AOI222X1_HVT)       0.1852   1.0000            1.1409 &   6.6889 f
  I_RISC_CORE/n677 (net)       1   1.4556 
  I_RISC_CORE/ctmTdsLR_1_3136/A2 (AND4X1_HVT)
                                            0.0582   0.1852   1.0000   0.0373   0.0373 &   6.7262 f
  I_RISC_CORE/ctmTdsLR_1_3136/Y (AND4X1_HVT)         0.2902   1.0000            0.6317 &   7.3580 f
  I_RISC_CORE/tmp_net163 (net)
                               1   0.8603 
  I_RISC_CORE/ctmTdsLR_2_3137/A3 (OA21X1_HVT)
                                            0.0605   0.2902   1.0000   0.0435   0.0435 &   7.4014 f
  I_RISC_CORE/ctmTdsLR_2_3137/Y (OA21X1_HVT)         0.1912   1.0000            0.5352 &   7.9366 f
  I_RISC_CORE/n683 (net)       1   0.9888 
  I_RISC_CORE/ctmTdsLR_2_3498/A3 (NAND3X1_HVT)
                                            0.0321   0.1912   1.0000   0.0224   0.0224 &   7.9590 f
  I_RISC_CORE/ctmTdsLR_2_3498/Y (NAND3X1_HVT)        0.2488   1.0000            0.7451 &   8.7041 r
  I_RISC_CORE/n1319 (net)      2   4.0897 
  I_RISC_CORE/U1518/A1 (AND2X1_HVT)         0.0276   0.2488   1.0000   0.0187   0.0187 &   8.7228 r
  I_RISC_CORE/U1518/Y (AND2X1_HVT)                   0.1823   1.0000            0.4635 &   9.1864 r
  I_RISC_CORE/I_ALU_Result_8_ (net)
                               1   1.6353 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/D (SDFFX1_HVT)
                                            0.0233   0.1823   1.0000   0.0156   0.0156 &   9.2020 r
  data arrival time                                                                        9.2020

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1374     2.1166
  data required time                                                                       2.1166
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1166
  data arrival time                                                                       -9.2020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.0853

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -7.0853 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -7.0673 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1661   1.0000            0.2051 &   7.3258 f
  I_RISC_CORE/n1685 (net)      4   3.1960 
  I_RISC_CORE/U1550/A2 (NAND3X0_RVT)        0.0097   0.1661   1.0000   0.0067   0.0067 &   7.3326 f
  I_RISC_CORE/U1550/Y (NAND3X0_RVT)                  0.3159   1.0000            0.2626 &   7.5952 r
  I_RISC_CORE/n1367 (net)      4   3.5696 
  I_RISC_CORE/U1567/A (INVX0_RVT)           0.0413   0.3159   1.0000   0.0270   0.0270 &   7.6222 r
  I_RISC_CORE/U1567/Y (INVX0_RVT)                    0.1298   1.0000            0.1283 &   7.7505 f
  I_RISC_CORE/n1343 (net)      1   0.5813 
  I_RISC_CORE/U1568/A1 (NAND2X0_HVT)        0.0070   0.1298   1.0000   0.0048   0.0048 &   7.7553 f
  I_RISC_CORE/U1568/Y (NAND2X0_HVT)                  0.2415   1.0000            0.2014 &   7.9567 r
  I_RISC_CORE/n1344 (net)      1   0.6579 
  I_RISC_CORE/U1569/A3 (NAND3X0_HVT)        0.0157   0.2415   1.0000   0.0108   0.0109 &   7.9675 r
  I_RISC_CORE/U1569/Y (NAND3X0_HVT)                  0.5428   1.0000            0.6329 &   8.6004 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23165 (net)
                               1   1.4458 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/D (SDFFARX1_HVT)
                                            0.1762   0.5428   1.0000   0.1180   0.1180 &   8.7184 f
  data arrival time                                                                        8.7184

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0786   0.9500            0.2438 &   3.3164 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.0929 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0786   0.9500   0.0000   0.0000 &   3.3164 r
  clock reconvergence pessimism                                                 0.0553     3.3717
  clock uncertainty                                                            -0.1000     3.2717
  library setup time                                          1.0000           -1.6077     1.6640
  data required time                                                                       1.6640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6640
  data arrival time                                                                       -8.7184
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.0544

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0468 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0468 

  slack (with derating applied) (VIOLATED)                                     -7.0544 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -7.0354 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4044   1.0000            0.8533 &   4.5930 f
  I_RISC_CORE/n1192 (net)     16  20.5911 
  I_RISC_CORE/U1039/A2 (NOR2X0_HVT)         0.0111   0.4042   1.0000   0.0077   0.0077 &   4.6007 f
  I_RISC_CORE/U1039/Y (NOR2X0_HVT)                   0.1873   1.0000            0.7167 &   5.3174 r
  I_RISC_CORE/n1093 (net)      3   2.6559 
  I_RISC_CORE/U1046/A2 (NOR2X0_HVT)         0.0126   0.1873   1.0000   0.0087   0.0087 &   5.3261 r
  I_RISC_CORE/U1046/Y (NOR2X0_HVT)                   0.1191   1.0000            0.4721 &   5.7982 f
  I_RISC_CORE/n826 (net)       1   0.5848 
  I_RISC_CORE/U1047/A2 (MUX21X1_HVT)        0.0000   0.1191   1.0000   0.0000   0.0000 &   5.7982 f
  I_RISC_CORE/U1047/Y (MUX21X1_HVT)                  0.3219   1.0000            0.7180 &   6.5161 f
  I_RISC_CORE/n827 (net)       1   0.7210 
  I_RISC_CORE/ctmTdsLR_1_4353/A5 (OAI221X1_HVT)
                                            0.0581   0.3219   1.0000   0.0417   0.0417 &   6.5578 f
  I_RISC_CORE/ctmTdsLR_1_4353/Y (OAI221X1_HVT)       0.1651   1.0000            0.8380 &   7.3958 r
  I_RISC_CORE/n829 (net)       1   1.5383 
  I_RISC_CORE/ctmTdsLR_5_4619/A4 (AOI221X1_HVT)
                                            0.0000   0.1651   1.0000   0.0000   0.0000 &   7.3958 r
  I_RISC_CORE/ctmTdsLR_5_4619/Y (AOI221X1_HVT)       0.1617   1.0000            0.9146 &   8.3104 f
  I_RISC_CORE/n834 (net)       1   0.8198 
  I_RISC_CORE/U1051/A3 (OA21X1_HVT)         0.0167   0.1617   1.0000   0.0116   0.0116 &   8.3220 f
  I_RISC_CORE/U1051/Y (OA21X1_HVT)                   0.2181   1.0000            0.4626 &   8.7846 f
  I_RISC_CORE/n1323 (net)      2   1.8888 
  I_RISC_CORE/U1233/A2 (AND2X1_HVT)         0.0109   0.2181   1.0000   0.0076   0.0076 &   8.7922 f
  I_RISC_CORE/U1233/Y (AND2X1_HVT)                   0.1562   1.0000            0.4213 &   9.2135 f
  I_RISC_CORE/n1801 (net)      1   1.0138 
  I_RISC_CORE/U1162/A2 (AND3X1_RVT)         0.0370   0.1562   1.0000   0.0262   0.0262 &   9.2397 f
  I_RISC_CORE/U1162/Y (AND3X1_RVT)                   0.0989   1.0000            0.2930 &   9.5327 f
  I_RISC_CORE/n896_CDR1 (net)
                               1   1.0999 
  I_RISC_CORE/ctmTdsLR_2_6698/A1 (NAND4X0_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0000 &   9.5328 f
  I_RISC_CORE/ctmTdsLR_2_6698/Y (NAND4X0_LVT)        0.1056   1.0000            0.1045 &   9.6373 r
  I_RISC_CORE/tmp_net1292 (net)
                               1   0.8711 
  I_RISC_CORE/ctmTdsLR_1_6697/A (INVX1_LVT)
                                            0.0000   0.1056   1.0000   0.0000   0.0000 &   9.6373 r
  I_RISC_CORE/ctmTdsLR_1_6697/Y (INVX1_LVT)          0.0635   1.0000            0.0533 &   9.6905 f
  I_RISC_CORE/n393 (net)       1   2.5937 
  I_RISC_CORE/R_31/D (SDFFARX1_RVT)         0.0000   0.0635   1.0000   0.0000   0.0000 &   9.6906 f
  data arrival time                                                                        9.6906

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0715   0.9500            0.2382 &   3.3107 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   3.2343 
  I_RISC_CORE/R_31/CLK (SDFFARX1_RVT)       0.0000   0.0715   0.9500   0.0000   0.0000 &   3.3107 r
  clock reconvergence pessimism                                                 0.0553     3.3660
  clock uncertainty                                                            -0.1000     3.2660
  library setup time                                          1.0000           -0.6281     2.6379
  data required time                                                                       2.6379
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6379
  data arrival time                                                                       -9.6906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -7.0527

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -7.0527 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -7.0339 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0893   1.0000            0.3098 &   5.2559 f
  I_RISC_CORE/n638 (net)       3   2.2110 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0893   1.0000   0.0000   0.0000 &   5.2560 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0811   1.0000            0.2164 &   5.4724 f
  I_RISC_CORE/n475 (net)       2   1.8065 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4724 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2802   1.0000            0.4719 &   5.9443 f
  I_RISC_CORE/n877 (net)       6   4.7824 
  I_RISC_CORE/U982/A2 (OR3X1_HVT)           0.0000   0.2802   1.0000   0.0000   0.0002 &   5.9445 f
  I_RISC_CORE/U982/Y (OR3X1_HVT)                     0.2122   1.0000            0.7833 &   6.7278 f
  I_RISC_CORE/n751 (net)       1   1.3300 
  I_RISC_CORE/U983/A1 (XNOR2X1_HVT)         0.0000   0.2122   1.0000   0.0000   0.0000 &   6.7278 f
  I_RISC_CORE/U983/Y (XNOR2X1_HVT)                   0.2311   1.0000            0.7961 &   7.5238 f
  I_RISC_CORE/n752 (net)       1   0.9213 
  I_RISC_CORE/ctmTdsLR_7_3833/A4 (OA221X1_RVT)
                                            0.0458   0.2311   1.0000   0.0329   0.0329 &   7.5567 f
  I_RISC_CORE/ctmTdsLR_7_3833/Y (OA221X1_RVT)        0.1618   1.0000            0.4567 &   8.0134 f
  I_RISC_CORE/n763 (net)       3   2.5197 
  I_RISC_CORE/ctmTdsLR_1_4224/A1 (AOI221X1_HVT)
                                            0.0000   0.1618   1.0000   0.0000   0.0000 &   8.0134 f
  I_RISC_CORE/ctmTdsLR_1_4224/Y (AOI221X1_HVT)       0.1802   1.0000            1.0273 &   9.0407 r
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   2.4121 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0611   0.1802   1.0000   0.0411   0.0411 &   9.0818 r
  data arrival time                                                                        9.0818

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1362     2.1179
  data required time                                                                       2.1179
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1179
  data arrival time                                                                       -9.0818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9639

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.9639 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.9459 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U225/A3 (OR3X2_HVT)           0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.2841   1.0000            0.5324 &   3.5658 r
  I_RISC_CORE/n118 (net)       4   5.0118 
  I_RISC_CORE/U226/A1 (NOR2X4_HVT)          0.0438   0.2841   1.0000   0.0306   0.0307 &   3.5964 r
  I_RISC_CORE/U226/Y (NOR2X4_HVT)                    0.3404   1.0000            0.8724 &   4.4688 f
  I_RISC_CORE/n1151 (net)     16  17.0881 
  I_RISC_CORE/U750/A2 (AO21X1_HVT)          0.0000   0.3399   1.0000   0.0000   0.0011 &   4.4699 f
  I_RISC_CORE/U750/Y (AO21X1_HVT)                    0.2138   1.0000            0.7899 &   5.2598 f
  I_RISC_CORE/n635 (net)       2   1.8543 
  I_RISC_CORE/ctmTdsLR_2_4459/A3 (AO221X1_HVT)
                                            0.0352   0.2138   1.0000   0.0238   0.0238 &   5.2836 f
  I_RISC_CORE/ctmTdsLR_2_4459/Y (AO221X1_HVT)        0.2254   1.0000            0.7781 &   6.0617 f
  I_RISC_CORE/n471 (net)       1   0.8141 
  I_RISC_CORE/ctmTdsLR_1_6255/A5 (AO221X1_HVT)
                                            0.0370   0.2254   1.0000   0.0259   0.0259 &   6.0876 f
  I_RISC_CORE/ctmTdsLR_1_6255/Y (AO221X1_HVT)        0.2418   1.0000            0.5633 &   6.6509 f
  I_RISC_CORE/n479 (net)       1   1.3195 
  I_RISC_CORE/ctmTdsLR_2_3344/A2 (OR4X1_HVT)
                                            0.0482   0.2418   1.0000   0.0346   0.0346 &   6.6856 f
  I_RISC_CORE/ctmTdsLR_2_3344/Y (OR4X1_HVT)          0.1003   1.0000            1.2673 &   7.9529 f
  I_RISC_CORE/n1734 (net)      1   0.7836 
  I_RISC_CORE/U1123/A3 (AO21X2_HVT)         0.0000   0.1003   1.0000   0.0000   0.0000 &   7.9529 f
  I_RISC_CORE/U1123/Y (AO21X2_HVT)                   0.3276   1.0000            0.4789 &   8.4317 f
  I_RISC_CORE/n1321 (net)      2   4.0500 
  I_RISC_CORE/U1519/A1 (AND2X1_HVT)         0.0280   0.3276   1.0000   0.0194   0.0195 &   8.4512 f
  I_RISC_CORE/U1519/Y (AND2X1_HVT)                   0.1612   1.0000            0.4993 &   8.9506 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   1.1544 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0171   0.1612   1.0000   0.0119   0.0119 &   8.9624 f
  data arrival time                                                                        8.9624

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.2067     2.0473
  data required time                                                                       2.0473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0473
  data arrival time                                                                       -8.9624
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.9151

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.9151 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.8971 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U294/A2 (OR2X4_HVT)           0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U294/Y (OR2X4_HVT)                     0.4044   1.0000            0.8533 &   4.5930 f
  I_RISC_CORE/n1192 (net)     16  20.5911 
  I_RISC_CORE/U1642/A (INVX2_HVT)           0.0111   0.4043   1.0000   0.0077   0.0077 &   4.6007 f
  I_RISC_CORE/U1642/Y (INVX2_HVT)                    0.2960   1.0000            0.4196 &   5.0203 r
  I_RISC_CORE/n1680 (net)      6   8.9033 
  I_RISC_CORE/ctmTdsLR_2_4359/A4 (AOI221X1_HVT)
                                            0.0098   0.2960   1.0000   0.0068   0.0078 &   5.0281 r
  I_RISC_CORE/ctmTdsLR_2_4359/Y (AOI221X1_HVT)       0.1537   1.0000            1.0048 &   6.0328 f
  I_RISC_CORE/n1101 (net)      1   0.5602 
  I_RISC_CORE/U1238/A2 (MUX21X1_HVT)        0.0000   0.1537   1.0000   0.0000   0.0000 &   6.0328 f
  I_RISC_CORE/U1238/Y (MUX21X1_HVT)                  0.3203   1.0000            0.7354 &   6.7682 f
  I_RISC_CORE/n1114 (net)      1   0.6948 
  I_RISC_CORE/ctmTdsLR_2_6683_roptpi_6827/A1 (AND3X1_HVT)
                                            0.0262   0.3203   1.0000   0.0182   0.0182 &   6.7864 f
  I_RISC_CORE/ctmTdsLR_2_6683_roptpi_6827/Y (AND3X1_HVT)
                                                     0.2450   1.0000            0.6098 &   7.3961 f
  I_RISC_CORE/tmp_net1282 (net)
                               3   1.9771 
  I_RISC_CORE/ctmTdsLR_2_3679/A1 (AOI222X1_HVT)
                                            0.0000   0.2450   1.0000   0.0000   0.0000 &   7.3961 f
  I_RISC_CORE/ctmTdsLR_2_3679/Y (AOI222X1_HVT)       0.2679   1.0000            1.2081 &   8.6043 r
  I_RISC_CORE/n1125 (net)      3   4.7181 
  I_RISC_CORE/ctmTdsLR_1_4752/A1 (OA221X1_RVT)
                                            0.0246   0.2679   1.0000   0.0171   0.0171 &   8.6214 r
  I_RISC_CORE/ctmTdsLR_1_4752/Y (OA221X1_RVT)        0.1048   1.0000            0.3984 &   9.0198 r
  I_RISC_CORE/n1749 (net)      1   1.0655 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/D (SDFFX1_HVT)
                                            0.0070   0.1048   1.0000   0.0048   0.0048 &   9.0246 r
  data arrival time                                                                        9.0246

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.0946     2.1594
  data required time                                                                       2.1594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1594
  data arrival time                                                                       -9.0246
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8652

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.8652 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.8472 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2555   1.0000            0.8537 &   7.8347 f
  I_RISC_CORE/n1346 (net)      7   4.2545 
  I_RISC_CORE/U1546/A5 (OA221X1_RVT)        0.0000   0.2555   1.0000   0.0000   0.0001 &   7.8348 f
  I_RISC_CORE/U1546/Y (OA221X1_RVT)                  0.1347   1.0000            0.3592 &   8.1939 f
  I_RISC_CORE/n1332 (net)      1   0.6146 
  I_RISC_CORE/ctmTdsLR_1_4379/A2 (OAI221X1_HVT)
                                            0.0082   0.1347   1.0000   0.0057   0.0057 &   8.1996 f
  I_RISC_CORE/ctmTdsLR_1_4379/Y (OAI221X1_HVT)       0.1618   1.0000            1.0072 &   9.2068 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23176 (net)
                               1   1.4264 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1618   1.0000   0.0000   0.0000 &   9.2068 r
  data arrival time                                                                        9.2068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0786   0.9500            0.2438 &   3.3164 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.0929 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0786   0.9500   0.0000   0.0000 &   3.3164 r
  clock reconvergence pessimism                                                 0.0553     3.3717
  clock uncertainty                                                            -0.1000     3.2717
  library setup time                                          1.0000           -0.9151     2.3566
  data required time                                                                       2.3566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3566
  data arrival time                                                                       -9.2068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.8502

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0468 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0468 

  slack (with derating applied) (VIOLATED)                                     -6.8502 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.8312 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFARX2_HVT)
                                                     0.2305   1.0000            1.6139 &   2.6212 r
  I_RISC_CORE/n799 (net)       1   1.7689 
  I_RISC_CORE/copt_gre_mt_inst_7051/A (NBUFFX4_HVT)
                                            0.0502   0.2305   1.0000   0.0361   0.0361 &   2.6573 r
  I_RISC_CORE/copt_gre_mt_inst_7051/Y (NBUFFX4_HVT)
                                                     0.2808   1.0000            0.4617 &   3.1190 r
  I_RISC_CORE/copt_gre_net_1513 (net)
                               6  15.5658 
  I_RISC_CORE/U486/A2 (NAND2X0_HVT)         0.0000   0.2816   1.0000   0.0000   0.0020 &   3.1211 r
  I_RISC_CORE/U486/Y (NAND2X0_HVT)                   0.3868   1.0000            0.4826 &   3.6037 f
  I_RISC_CORE/n1692 (net)      2   1.7190 
  I_RISC_CORE/U213/A1 (OR2X4_HVT)           0.0215   0.3868   1.0000   0.0149   0.0149 &   3.6186 f
  I_RISC_CORE/U213/Y (OR2X4_HVT)                     0.3611   1.0000            0.9833 &   4.6019 f
  I_RISC_CORE/n1087 (net)     10  15.1013 
  I_RISC_CORE/ctmTdsLR_1_3655/A (INVX0_HVT)
                                            0.0000   0.3606   1.0000   0.0000   0.0010 &   4.6029 f
  I_RISC_CORE/ctmTdsLR_1_3655/Y (INVX0_HVT)          0.1776   1.0000            0.3092 &   4.9121 r
  I_RISC_CORE/tmp_net354 (net)
                               1   0.6638 
  I_RISC_CORE/ctmTdsLR_2_3656/A1 (NAND2X0_HVT)
                                            0.0201   0.1776   1.0000   0.0139   0.0139 &   4.9260 r
  I_RISC_CORE/ctmTdsLR_2_3656/Y (NAND2X0_HVT)        0.5622   1.0000            0.4827 &   5.4087 f
  I_RISC_CORE/n870 (net)       2   2.9261 
  I_RISC_CORE/ctmTdsLR_2_4355/A4 (AND4X1_HVT)
                                            0.2071   0.5622   1.0000   0.1364   0.1365 &   5.5451 f
  I_RISC_CORE/ctmTdsLR_2_4355/Y (AND4X1_HVT)         0.2851   1.0000            1.0024 &   6.5475 f
  I_RISC_CORE/n859 (net)       1   0.7567 
  I_RISC_CORE/U1069/A2 (MUX21X1_HVT)        0.0955   0.2851   1.0000   0.0689   0.0689 &   6.6164 f
  I_RISC_CORE/U1069/Y (MUX21X1_HVT)                  0.3380   1.0000            0.8294 &   7.4459 f
  I_RISC_CORE/n875 (net)       1   0.9807 
  I_RISC_CORE/ctmTdsLR_2_3694/A4 (NAND4X0_RVT)
                                            0.0291   0.3380   1.0000   0.0201   0.0202 &   7.4660 f
  I_RISC_CORE/ctmTdsLR_2_3694/Y (NAND4X0_RVT)        0.2176   1.0000            0.3481 &   7.8141 r
  I_RISC_CORE/tmp_net372 (net)
                               2   1.2565 
  I_RISC_CORE/ctmTdsLR_3_3846/A2 (AOI221X1_RVT)
                                            0.0085   0.2176   1.0000   0.0059   0.0059 &   7.8200 r
  I_RISC_CORE/ctmTdsLR_3_3846/Y (AOI221X1_RVT)       0.0990   1.0000            0.4813 &   8.3013 f
  I_RISC_CORE/n1315 (net)      2   3.5316 
  I_RISC_CORE/U1513/A1 (NOR2X0_HVT)         0.0000   0.0990   1.0000   0.0000   0.0001 &   8.3014 f
  I_RISC_CORE/U1513/Y (NOR2X0_HVT)                   0.1860   1.0000            0.5693 &   8.8707 r
  I_RISC_CORE/I_ALU_Result_9_ (net)
                               1   2.6220 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/D (SDFFX1_HVT)
                                            0.0419   0.1860   1.0000   0.0269   0.0269 &   8.8977 r
  data arrival time                                                                        8.8977

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1396     2.1144
  data required time                                                                       2.1144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1144
  data arrival time                                                                       -8.8977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7832

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.7832 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.7652 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0893   1.0000            0.3098 &   5.2559 f
  I_RISC_CORE/n638 (net)       3   2.2110 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0893   1.0000   0.0000   0.0000 &   5.2560 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0811   1.0000            0.2164 &   5.4724 f
  I_RISC_CORE/n475 (net)       2   1.8065 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4724 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2802   1.0000            0.4719 &   5.9443 f
  I_RISC_CORE/n877 (net)       6   4.7824 
  I_RISC_CORE/U1079/A3 (OR3X1_HVT)          0.0000   0.2802   1.0000   0.0000   0.0002 &   5.9445 f
  I_RISC_CORE/U1079/Y (OR3X1_HVT)                    0.2224   1.0000            0.6630 &   6.6074 f
  I_RISC_CORE/n961 (net)       2   1.6780 
  I_RISC_CORE/ctmTdsLR_1_3352/A1 (AND2X1_HVT)
                                            0.0108   0.2224   1.0000   0.0075   0.0075 &   6.6149 f
  I_RISC_CORE/ctmTdsLR_1_3352/Y (AND2X1_HVT)         0.1450   1.0000            0.3982 &   7.0131 f
  I_RISC_CORE/tmp_net242 (net)
                               1   0.7128 
  I_RISC_CORE/ctmTdsLR_2_3353/A2 (AOI222X1_HVT)
                                            0.0200   0.1450   1.0000   0.0141   0.0141 &   7.0271 f
  I_RISC_CORE/ctmTdsLR_2_3353/Y (AOI222X1_HVT)       0.1297   1.0000            1.0381 &   8.0653 r
  I_RISC_CORE/n992 (net)       1   0.6820 
  I_RISC_CORE/ctmTdsLR_2_3692/A2 (NAND3X0_RVT)
                                            0.0000   0.1297   1.0000   0.0000   0.0000 &   8.0653 r
  I_RISC_CORE/ctmTdsLR_2_3692/Y (NAND3X0_RVT)        0.2910   1.0000            0.2865 &   8.3518 f
  I_RISC_CORE/n1053 (net)      2   3.1095 
  I_RISC_CORE/ctmTdsLR_1_3062/A1 (OA21X1_RVT)
                                            0.0306   0.2910   1.0000   0.0212   0.0212 &   8.3730 f
  I_RISC_CORE/ctmTdsLR_1_3062/Y (OA21X1_RVT)         0.0884   1.0000            0.4570 &   8.8300 f
  I_RISC_CORE/n1752 (net)      1   0.6658 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0884   1.0000   0.0000   0.0000 &   8.8300 f
  data arrival time                                                                        8.8300

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1662     2.0879
  data required time                                                                       2.0879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0879
  data arrival time                                                                       -8.8300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7422

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.7422 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.7241 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2070   1.0000            0.2690 &   7.4472 r
  I_RISC_CORE/n1361 (net)      8   6.0293 
  I_RISC_CORE/U1578/A3 (AO22X1_HVT)         0.0000   0.2070   1.0000   0.0000   0.0003 &   7.4475 r
  I_RISC_CORE/U1578/Y (AO22X1_HVT)                   0.2571   1.0000            0.5461 &   7.9936 r
  I_RISC_CORE/n1360 (net)      3   2.0941 
  I_RISC_CORE/U1581/A1 (OA222X1_HVT)        0.0500   0.2571   1.0000   0.0359   0.0359 &   8.0295 r
  I_RISC_CORE/U1581/Y (OA222X1_HVT)                  0.2592   1.0000            0.9668 &   8.9963 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N31 (net)
                               1   0.7582 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/D (SDFFARX1_HVT)
                                            0.0147   0.2592   1.0000   0.0102   0.0102 &   9.0065 r
  data arrival time                                                                        9.0065

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -0.9591     2.2859
  data required time                                                                       2.2859
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2859
  data arrival time                                                                       -9.0065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7206

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.7206 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.7029 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2070   1.0000            0.2690 &   7.4472 r
  I_RISC_CORE/n1361 (net)      8   6.0293 
  I_RISC_CORE/U1582/A3 (AO22X1_HVT)         0.0000   0.2070   1.0000   0.0000   0.0003 &   7.4475 r
  I_RISC_CORE/U1582/Y (AO22X1_HVT)                   0.2554   1.0000            0.5449 &   7.9924 r
  I_RISC_CORE/n1366 (net)      3   2.0461 
  I_RISC_CORE/U1584/A1 (OA222X1_HVT)        0.0000   0.2554   1.0000   0.0000   0.0000 &   7.9924 r
  I_RISC_CORE/U1584/Y (OA222X1_HVT)                  0.2705   1.0000            0.9792 &   8.9716 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N26 (net)
                               1   1.0255 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/D (SDFFARX1_HVT)
                                            0.0331   0.2705   1.0000   0.0230   0.0230 &   8.9946 r
  data arrival time                                                                        8.9946

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -0.9654     2.2795
  data required time                                                                       2.2795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2795
  data arrival time                                                                       -8.9946
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7151

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.7151 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.6975 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2070   1.0000            0.2690 &   7.4472 r
  I_RISC_CORE/n1361 (net)      8   6.0293 
  I_RISC_CORE/U1540/A3 (AO22X1_HVT)         0.0000   0.2070   1.0000   0.0000   0.0003 &   7.4475 r
  I_RISC_CORE/U1540/Y (AO22X1_HVT)                   0.2547   1.0000            0.5445 &   7.9920 r
  I_RISC_CORE/n1327 (net)      3   2.0290 
  I_RISC_CORE/U1544/A1 (OA222X1_HVT)        0.0196   0.2547   1.0000   0.0136   0.0136 &   8.0056 r
  I_RISC_CORE/U1544/Y (OA222X1_HVT)                  0.2624   1.0000            0.9689 &   8.9745 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N27 (net)
                               1   0.8339 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/D (SDFFARX1_HVT)
                                            0.0305   0.2624   1.0000   0.0211   0.0211 &   8.9956 r
  data arrival time                                                                        8.9956

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -0.9609     2.2840
  data required time                                                                       2.2840
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2840
  data arrival time                                                                       -8.9956
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7116

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.7116 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.6940 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1661   1.0000            0.2051 &   7.3258 f
  I_RISC_CORE/n1685 (net)      4   3.1960 
  I_RISC_CORE/U1550/A2 (NAND3X0_RVT)        0.0097   0.1661   1.0000   0.0067   0.0067 &   7.3326 f
  I_RISC_CORE/U1550/Y (NAND3X0_RVT)                  0.3159   1.0000            0.2626 &   7.5952 r
  I_RISC_CORE/n1367 (net)      4   3.5696 
  I_RISC_CORE/U1585/A5 (AO221X1_HVT)        0.0413   0.3159   1.0000   0.0270   0.0270 &   7.6222 r
  I_RISC_CORE/U1585/Y (AO221X1_HVT)                  0.2400   1.0000            0.5913 &   8.2135 r
  I_RISC_CORE/n1378 (net)      1   0.8086 
  I_RISC_CORE/U1590/A2 (NAND3X0_RVT)        0.0140   0.2400   1.0000   0.0097   0.0097 &   8.2232 r
  I_RISC_CORE/U1590/Y (NAND3X0_RVT)                  0.2282   1.0000            0.2790 &   8.5022 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23160 (net)
                               1   1.7111 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/D (SDFFARX2_HVT)
                                            0.0459   0.2282   1.0000   0.0330   0.0330 &   8.5352 f
  data arrival time                                                                        8.5352

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0786   0.9500            0.2438 &   3.3164 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.0929 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0786   0.9500   0.0000   0.0000 &   3.3164 r
  clock reconvergence pessimism                                                 0.0553     3.3717
  clock uncertainty                                                            -0.1000     3.2717
  library setup time                                          1.0000           -1.4472     1.8244
  data required time                                                                       1.8244
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8244
  data arrival time                                                                       -8.5352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.7108

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0468 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0468 

  slack (with derating applied) (VIOLATED)                                     -6.7108 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.6917 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0893   1.0000            0.3098 &   5.2559 f
  I_RISC_CORE/n638 (net)       3   2.2110 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0893   1.0000   0.0000   0.0000 &   5.2560 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0811   1.0000            0.2164 &   5.4724 f
  I_RISC_CORE/n475 (net)       2   1.8065 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4724 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2802   1.0000            0.4719 &   5.9443 f
  I_RISC_CORE/n877 (net)       6   4.7824 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2802   1.0000   0.0000   0.0002 &   5.9445 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0695   1.0000            0.6703 &   6.6147 f
  I_RISC_CORE/n441 (net)       3   2.7174 
  I_RISC_CORE/U579/A3 (OR3X1_RVT)           0.0000   0.0695   1.0000   0.0000   0.0000 &   6.6148 f
  I_RISC_CORE/U579/Y (OR3X1_RVT)                     0.1190   1.0000            0.2923 &   6.9071 f
  I_RISC_CORE/n908 (net)       3   2.7839 
  I_RISC_CORE/U591/A2 (NOR2X0_RVT)          0.0036   0.1190   1.0000   0.0025   0.0025 &   6.9096 f
  I_RISC_CORE/U591/Y (NOR2X0_RVT)                    0.0786   1.0000            0.2842 &   7.1938 r
  I_RISC_CORE/n1199 (net)      2   1.5607 
  I_RISC_CORE/U593/A1 (AND2X1_HVT)          0.0000   0.0786   1.0000   0.0000   0.0000 &   7.1938 r
  I_RISC_CORE/U593/Y (AND2X1_HVT)                    0.1871   1.0000            0.3702 &   7.5640 r
  I_RISC_CORE/n1138 (net)      2   1.7743 
  I_RISC_CORE/U28/A1 (OR4X1_RVT)            0.0130   0.1871   1.0000   0.0090   0.0090 &   7.5730 r
  I_RISC_CORE/U28/Y (OR4X1_RVT)                      0.0748   1.0000            0.4092 &   7.9823 r
  I_RISC_CORE/n408 (net)       2   1.6945 
  I_RISC_CORE/U122/A1 (NOR3X2_RVT)          0.0062   0.0748   1.0000   0.0043   0.0043 &   7.9866 r
  I_RISC_CORE/U122/Y (NOR3X2_RVT)                    0.0869   1.0000            0.2820 &   8.2685 f
  I_RISC_CORE/n323 (net)       1   3.3427 
  I_RISC_CORE/R_30/D (SDFFASX1_HVT)         0.0000   0.0869   1.0000   0.0000   0.0001 &   8.2686 f
  data arrival time                                                                        8.2686

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0715   0.9500            0.2382 &   3.3107 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   3.2343 
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)       0.0000   0.0715   0.9500   0.0000   0.0000 &   3.3107 r
  clock reconvergence pessimism                                                 0.0553     3.3660
  clock uncertainty                                                            -0.1000     3.2660
  library setup time                                          1.0000           -1.6352     1.6307
  data required time                                                                       1.6307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6307
  data arrival time                                                                       -8.2686
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.6379

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -6.6379 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.6191 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2555   1.0000            0.8537 &   7.8347 f
  I_RISC_CORE/n1346 (net)      7   4.2545 
  I_RISC_CORE/U1570/A2 (NAND2X0_HVT)        0.0000   0.2555   1.0000   0.0000   0.0001 &   7.8348 f
  I_RISC_CORE/U1570/Y (NAND2X0_HVT)                  0.2380   1.0000            0.3112 &   8.1460 r
  I_RISC_CORE/n1349 (net)      1   0.6915 
  I_RISC_CORE/U1572/A2 (AO22X1_HVT)         0.0331   0.2380   1.0000   0.0233   0.0233 &   8.1694 r
  I_RISC_CORE/U1572/Y (AO22X1_HVT)                   0.2215   1.0000            0.6733 &   8.8427 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[1] (net)
                               1   1.1707 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/D (SDFFARX1_HVT)
                                            0.0672   0.2215   1.0000   0.0485   0.0485 &   8.8912 r
  data arrival time                                                                        8.8912

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0786   0.9500            0.2438 &   3.3164 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.0929 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0786   0.9500   0.0000   0.0000 &   3.3164 r
  clock reconvergence pessimism                                                 0.0553     3.3717
  clock uncertainty                                                            -0.1000     3.2717
  library setup time                                          1.0000           -0.9483     2.3234
  data required time                                                                       2.3234
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3234
  data arrival time                                                                       -8.8912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.5678

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0468 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0468 

  slack (with derating applied) (VIOLATED)                                     -6.5678 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.5487 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/ctmTdsLR_3_6621/A (INVX0_HVT)
                                            0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/ctmTdsLR_3_6621/Y (INVX0_HVT)          0.1101   1.0000            0.1674 &   7.3456 f
  I_RISC_CORE/tmp_net1237 (net)
                               1   0.9589 
  I_RISC_CORE/ctmTdsLR_2_6620_roptpi_6811/A1 (AND3X1_HVT)
                                            0.0101   0.1101   1.0000   0.0070   0.0070 &   7.3526 f
  I_RISC_CORE/ctmTdsLR_2_6620_roptpi_6811/Y (AND3X1_HVT)
                                                     0.1961   1.0000            0.3916 &   7.7442 f
  I_RISC_CORE/tmp_net1240 (net)
                               1   0.6870 
  I_RISC_CORE/ctmTdsLR_3_2868/A5 (AO221X1_HVT)
                                            0.0126   0.1961   1.0000   0.0087   0.0087 &   7.7529 f
  I_RISC_CORE/ctmTdsLR_3_2868/Y (AO221X1_HVT)        0.2466   1.0000            0.5530 &   8.3059 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N28 (net)
                               1   1.4667 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/D (SDFFARX1_HVT)
                                            0.0000   0.2466   1.0000   0.0000   0.0000 &   8.3059 f
  data arrival time                                                                        8.3059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -1.4288     1.8162
  data required time                                                                       1.8162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8162
  data arrival time                                                                       -8.3059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.4898

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.4898 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.4721 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2070   1.0000            0.2690 &   7.4472 r
  I_RISC_CORE/n1361 (net)      8   6.0293 
  I_RISC_CORE/U1466/A2 (AO22X1_RVT)         0.0000   0.2070   1.0000   0.0000   0.0003 &   7.4475 r
  I_RISC_CORE/U1466/Y (AO22X1_RVT)                   0.1538   1.0000            0.3311 &   7.7786 r
  I_RISC_CORE/n1301 (net)      3   2.4385 
  I_RISC_CORE/U1472/A1 (OA222X1_HVT)        0.0239   0.1538   1.0000   0.0167   0.0167 &   7.7953 r
  I_RISC_CORE/U1472/Y (OA222X1_HVT)                  0.2755   1.0000            0.9064 &   8.7016 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N30 (net)
                               1   1.1656 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/D (SDFFARX1_HVT)
                                            0.0319   0.2755   1.0000   0.0213   0.0214 &   8.7230 r
  data arrival time                                                                        8.7230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -0.9683     2.2766
  data required time                                                                       2.2766
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2766
  data arrival time                                                                       -8.7230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.4464

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.4464 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.4287 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0006 &   0.9856 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_HVT)
                                                     0.2316   1.0000            1.3522 &   2.3378 f
  I_RISC_CORE/n320 (net)       5   4.4241 
  I_RISC_CORE/U1114/A (NBUFFX4_HVT)         0.0000   0.2316   1.0000   0.0000   0.0000 &   2.3378 f
  I_RISC_CORE/U1114/Y (NBUFFX4_HVT)                  0.2246   1.0000            0.4436 &   2.7814 f
  I_RISC_CORE/n1776 (net)     10  11.0656 
  I_RISC_CORE/U452/A1 (AND2X1_HVT)          0.0000   0.2246   1.0000   0.0000   0.0013 &   2.7827 f
  I_RISC_CORE/U452/Y (AND2X1_HVT)                    0.2234   1.0000            0.4636 &   3.2464 f
  I_RISC_CORE/n242 (net)       3   2.9776 
  I_RISC_CORE/ctmTdsLR_1_3645/A1 (AOI222X1_HVT)
                                            0.0191   0.2234   1.0000   0.0132   0.0132 &   3.2596 f
  I_RISC_CORE/ctmTdsLR_1_3645/Y (AOI222X1_HVT)       0.2040   1.0000            1.1540 &   4.4135 r
  I_RISC_CORE/n249 (net)       3   2.9140 
  I_RISC_CORE/ctmTdsLR_1_4020/A1 (OAI222X1_HVT)
                                            0.0000   0.2040   1.0000   0.0000   0.0000 &   4.4135 r
  I_RISC_CORE/ctmTdsLR_1_4020/Y (OAI222X1_HVT)       0.1978   1.0000            1.1605 &   5.5740 f
  I_RISC_CORE/n1723 (net)      3   2.3460 
  I_RISC_CORE/ctmTdsLR_1_2712/A2 (OA222X1_RVT)
                                            0.0000   0.1978   1.0000   0.0000   0.0000 &   5.5740 f
  I_RISC_CORE/ctmTdsLR_1_2712/Y (OA222X1_RVT)        0.1678   1.0000            0.5377 &   6.1117 f
  I_RISC_CORE/n934 (net)       2   2.2237 
  I_RISC_CORE/U501/A2 (OA21X1_RVT)          0.0000   0.1678   1.0000   0.0000   0.0000 &   6.1117 f
  I_RISC_CORE/U501/Y (OA21X1_RVT)                    0.1460   1.0000            0.3717 &   6.4835 f
  I_RISC_CORE/n258 (net)       2   5.3260 
  I_RISC_CORE/U504/A2 (NOR2X0_HVT)          0.0000   0.1460   1.0000   0.0000   0.0001 &   6.4835 f
  I_RISC_CORE/U504/Y (NOR2X0_HVT)                    0.1248   1.0000            0.5190 &   7.0026 r
  I_RISC_CORE/n1163 (net)      1   0.9439 
  I_RISC_CORE/U1278/A1 (OA22X1_HVT)         0.0161   0.1248   1.0000   0.0109   0.0109 &   7.0135 r
  I_RISC_CORE/U1278/Y (OA22X1_HVT)                   0.2087   1.0000            0.5629 &   7.5764 r
  I_RISC_CORE/n1164 (net)      1   0.9193 
  I_RISC_CORE/ctmTdsLR_1_6138/A3 (NAND3X0_RVT)
                                            0.0147   0.2087   1.0000   0.0102   0.0102 &   7.5866 r
  I_RISC_CORE/ctmTdsLR_1_6138/Y (NAND3X0_RVT)        0.1340   1.0000            0.2254 &   7.8120 f
  I_RISC_CORE/tmp_net696 (net)
                               1   0.7980 
  I_RISC_CORE/ctmTdsLR_2_4386/A5 (AO221X1_RVT)
                                            0.0124   0.1340   1.0000   0.0086   0.0086 &   7.8206 f
  I_RISC_CORE/ctmTdsLR_2_4386/Y (AO221X1_RVT)        0.1257   1.0000            0.2835 &   8.1040 f
  I_RISC_CORE/n1209 (net)      2   1.6987 
  I_RISC_CORE/ctmTdsLR_1_4736/A4 (AO222X1_RVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000 &   8.1040 f
  I_RISC_CORE/ctmTdsLR_1_4736/Y (AO222X1_RVT)        0.0985   1.0000            0.3832 &   8.4872 f
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   0.6878 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_HVT)
                                            0.0000   0.0985   1.0000   0.0000   0.0000 &   8.4872 f
  data arrival time                                                                        8.4872

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1721     2.0819
  data required time                                                                       2.0819
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0819
  data arrival time                                                                       -8.4872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.4053

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.4053 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.3873 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U242/A2 (OR2X4_HVT)           0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U242/Y (OR2X4_HVT)                     0.3721   1.0000            0.8279 &   4.5676 f
  I_RISC_CORE/n1200 (net)     15  16.4390 
  I_RISC_CORE/U1636/A (INVX4_HVT)           0.0000   0.3713   1.0000   0.0000   0.0014 &   4.5690 f
  I_RISC_CORE/U1636/Y (INVX4_HVT)                    0.2099   1.0000            0.3312 &   4.9002 r
  I_RISC_CORE/n1674 (net)      9   9.1741 
  I_RISC_CORE/U536/A2 (NAND2X0_HVT)         0.0068   0.2099   1.0000   0.0047   0.0056 &   4.9058 r
  I_RISC_CORE/U536/Y (NAND2X0_HVT)                   0.2126   1.0000            0.3199 &   5.2257 f
  I_RISC_CORE/n1709 (net)      1   0.6427 
  I_RISC_CORE/U799/A1 (AND2X1_HVT)          0.0000   0.2126   1.0000   0.0000   0.0000 &   5.2257 f
  I_RISC_CORE/U799/Y (AND2X1_HVT)                    0.1912   1.0000            0.4321 &   5.6578 f
  I_RISC_CORE/n528 (net)       2   2.0695 
  I_RISC_CORE/ctmTdsLR_1_4611/A2 (OA221X1_HVT)
                                            0.0271   0.1912   1.0000   0.0186   0.0186 &   5.6764 f
  I_RISC_CORE/ctmTdsLR_1_4611/Y (OA221X1_HVT)        0.2784   1.0000            0.8404 &   6.5168 f
  I_RISC_CORE/n531 (net)       1   1.0270 
  I_RISC_CORE/U806/A2 (MUX21X1_HVT)         0.0866   0.2784   1.0000   0.0615   0.0615 &   6.5783 f
  I_RISC_CORE/U806/Y (MUX21X1_HVT)                   0.3188   1.0000            0.8037 &   7.3820 f
  I_RISC_CORE/n533 (net)       1   0.6733 
  I_RISC_CORE/ctmTdsLR_1_6114/A2 (NAND4X0_RVT)
                                            0.0452   0.3188   1.0000   0.0320   0.0320 &   7.4139 f
  I_RISC_CORE/ctmTdsLR_1_6114/Y (NAND4X0_RVT)        0.3242   1.0000            0.3956 &   7.8095 r
  I_RISC_CORE/n1311 (net)      2   3.7438 
  I_RISC_CORE/U1494/A1 (AND2X1_HVT)         0.0852   0.3242   1.0000   0.0590   0.0590 &   7.8686 r
  I_RISC_CORE/U1494/Y (AND2X1_HVT)                   0.1679   1.0000            0.4996 &   8.3682 r
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   1.2065 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX1_HVT)
                                            0.0502   0.1679   1.0000   0.0354   0.0354 &   8.4036 r
  data arrival time                                                                        8.4036

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1289     2.1251
  data required time                                                                       2.1251
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1251
  data arrival time                                                                       -8.4036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2785

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.2785 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.2605 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0893   1.0000            0.3098 &   5.2559 f
  I_RISC_CORE/n638 (net)       3   2.2110 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0893   1.0000   0.0000   0.0000 &   5.2560 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0811   1.0000            0.2164 &   5.4724 f
  I_RISC_CORE/n475 (net)       2   1.8065 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4724 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2802   1.0000            0.4719 &   5.9443 f
  I_RISC_CORE/n877 (net)       6   4.7824 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2802   1.0000   0.0000   0.0002 &   5.9445 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0695   1.0000            0.6703 &   6.6147 f
  I_RISC_CORE/n441 (net)       3   2.7174 
  I_RISC_CORE/U729/A (INVX0_HVT)            0.0000   0.0695   1.0000   0.0000   0.0000 &   6.6148 f
  I_RISC_CORE/U729/Y (INVX0_HVT)                     0.0958   1.0000            0.1015 &   6.7162 r
  I_RISC_CORE/n443 (net)       1   0.7562 
  I_RISC_CORE/U731/A2 (OA21X1_RVT)          0.0056   0.0958   1.0000   0.0039   0.0039 &   6.7201 r
  I_RISC_CORE/U731/Y (OA21X1_RVT)                    0.1152   1.0000            0.2243 &   6.9444 r
  I_RISC_CORE/n907 (net)       3   2.0327 
  I_RISC_CORE/ctmTdsLR_1_3363/A1 (AO221X1_HVT)
                                            0.0060   0.1152   1.0000   0.0042   0.0042 &   6.9486 r
  I_RISC_CORE/ctmTdsLR_1_3363/Y (AO221X1_HVT)        0.2522   1.0000            0.6511 &   7.5997 r
  I_RISC_CORE/n349 (net)       1   1.1100 
  I_RISC_CORE/ctmTdsLR_3_4234/A2 (NAND4X0_LVT)
                                            0.0333   0.2522   1.0000   0.0233   0.0233 &   7.6231 r
  I_RISC_CORE/ctmTdsLR_3_4234/Y (NAND4X0_LVT)        0.1803   1.0000            0.1663 &   7.7893 f
  I_RISC_CORE/n951 (net)       3   2.3916 
  I_RISC_CORE/ctmTdsLR_1_4529/A1 (OA221X1_RVT)
                                            0.0000   0.1803   1.0000   0.0000   0.0000 &   7.7893 f
  I_RISC_CORE/ctmTdsLR_1_4529/Y (OA221X1_RVT)        0.1436   1.0000            0.5315 &   8.3208 f
  I_RISC_CORE/n1750 (net)      1   1.1181 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.1436   1.0000   0.0000   0.0000 &   8.3208 f
  data arrival time                                                                        8.3208

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1975     2.0565
  data required time                                                                       2.0565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0565
  data arrival time                                                                       -8.3208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2643

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.2643 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.2463 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U289/A2 (OR2X1_RVT)           0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U289/Y (OR2X1_RVT)                     0.0893   1.0000            0.3098 &   5.2559 f
  I_RISC_CORE/n638 (net)       3   2.2110 
  I_RISC_CORE/U571/A2 (OR2X1_RVT)           0.0000   0.0893   1.0000   0.0000   0.0000 &   5.2560 f
  I_RISC_CORE/U571/Y (OR2X1_RVT)                     0.0811   1.0000            0.2164 &   5.4724 f
  I_RISC_CORE/n475 (net)       2   1.8065 
  I_RISC_CORE/U572/A2 (OR2X1_HVT)           0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4724 f
  I_RISC_CORE/U572/Y (OR2X1_HVT)                     0.2802   1.0000            0.4719 &   5.9443 f
  I_RISC_CORE/n877 (net)       6   4.7824 
  I_RISC_CORE/U578/A3 (OR4X1_RVT)           0.0000   0.2802   1.0000   0.0000   0.0002 &   5.9445 f
  I_RISC_CORE/U578/Y (OR4X1_RVT)                     0.0695   1.0000            0.6703 &   6.6147 f
  I_RISC_CORE/n441 (net)       3   2.7174 
  I_RISC_CORE/U729/A (INVX0_HVT)            0.0000   0.0695   1.0000   0.0000   0.0000 &   6.6148 f
  I_RISC_CORE/U729/Y (INVX0_HVT)                     0.0958   1.0000            0.1015 &   6.7162 r
  I_RISC_CORE/n443 (net)       1   0.7562 
  I_RISC_CORE/U731/A2 (OA21X1_RVT)          0.0056   0.0958   1.0000   0.0039   0.0039 &   6.7201 r
  I_RISC_CORE/U731/Y (OA21X1_RVT)                    0.1152   1.0000            0.2243 &   6.9444 r
  I_RISC_CORE/n907 (net)       3   2.0327 
  I_RISC_CORE/ctmTdsLR_3_3495/A4 (OAI22X1_RVT)
                                            0.0060   0.1152   1.0000   0.0042   0.0042 &   6.9486 r
  I_RISC_CORE/ctmTdsLR_3_3495/Y (OAI22X1_RVT)        0.0537   1.0000            0.2421 &   7.1907 f
  I_RISC_CORE/n448 (net)       1   0.8928 
  I_RISC_CORE/U734/A1 (OR2X1_HVT)           0.0000   0.0537   1.0000   0.0000   0.0000 &   7.1907 f
  I_RISC_CORE/U734/Y (OR2X1_HVT)                     0.1399   1.0000            0.3778 &   7.5685 f
  I_RISC_CORE/n459 (net)       1   0.6360 
  I_RISC_CORE/ctmTdsLR_2_4231/A5 (AO221X1_RVT)
                                            0.0073   0.1399   1.0000   0.0051   0.0051 &   7.5736 f
  I_RISC_CORE/ctmTdsLR_2_4231/Y (AO221X1_RVT)        0.1340   1.0000            0.2975 &   7.8710 f
  I_RISC_CORE/n1215 (net)      2   2.3569 
  I_RISC_CORE/U761/A2 (AND2X1_HVT)          0.0000   0.1340   1.0000   0.0000   0.0000 &   7.8711 f
  I_RISC_CORE/U761/Y (AND2X1_HVT)                    0.1664   1.0000            0.3645 &   8.2356 f
  I_RISC_CORE/n1751 (net)      1   1.3321 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0226   0.1664   1.0000   0.0159   0.0159 &   8.2515 f
  data arrival time                                                                        8.2515

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.2095     2.0446
  data required time                                                                       2.0446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0446
  data arrival time                                                                       -8.2515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.2069

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.2069 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.1889 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U212/A1 (OR3X1_HVT)           0.0109   0.2417   1.0000   0.0075   0.0091 &   2.7327 f
  I_RISC_CORE/U212/Y (OR3X1_HVT)                     0.2554   1.0000            0.8585 &   3.5911 f
  I_RISC_CORE/n134 (net)       4   2.7302 
  I_RISC_CORE/U319/A2 (OR2X4_HVT)           0.0000   0.2554   1.0000   0.0000   0.0000 &   3.5912 f
  I_RISC_CORE/U319/Y (OR2X4_HVT)                     0.4246   1.0000            0.8353 &   4.4265 f
  I_RISC_CORE/n1129 (net)     19  22.8860 
  I_RISC_CORE/U174/A2 (OR2X1_HVT)           0.0000   0.4238   1.0000   0.0000   0.0019 &   4.4284 f
  I_RISC_CORE/U174/Y (OR2X1_HVT)                     0.1401   1.0000            0.5674 &   4.9958 f
  I_RISC_CORE/n1718 (net)      1   0.5540 
  I_RISC_CORE/U855/A3 (OA22X1_HVT)          0.0000   0.1401   1.0000   0.0000   0.0000 &   4.9958 f
  I_RISC_CORE/U855/Y (OA22X1_HVT)                    0.2259   1.0000            0.6106 &   5.6064 f
  I_RISC_CORE/n585 (net)       1   0.8162 
  I_RISC_CORE/U858/A1 (MUX21X1_HVT)         0.0230   0.2259   1.0000   0.0159   0.0159 &   5.6223 f
  I_RISC_CORE/U858/Y (MUX21X1_HVT)                   0.3267   1.0000            0.8242 &   6.4466 f
  I_RISC_CORE/n586 (net)       1   0.7988 
  I_RISC_CORE/ctmTdsLR_1_2955/A2 (AND3X1_HVT)
                                            0.0558   0.3267   1.0000   0.0390   0.0390 &   6.4856 f
  I_RISC_CORE/ctmTdsLR_1_2955/Y (AND3X1_HVT)         0.2417   1.0000            0.6387 &   7.1243 f
  I_RISC_CORE/tmp_net103 (net)
                               1   1.8930 
  I_RISC_CORE/ctmTdsLR_2_2956/A3 (NAND3X1_HVT)
                                            0.0288   0.2417   1.0000   0.0200   0.0200 &   7.1443 f
  I_RISC_CORE/ctmTdsLR_2_2956/Y (NAND3X1_HVT)        0.1916   1.0000            0.7509 &   7.8952 r
  I_RISC_CORE/n1312 (net)      2   2.4641 
  I_RISC_CORE/U1503/A1 (AND2X1_HVT)         0.0169   0.1916   1.0000   0.0117   0.0117 &   7.9069 r
  I_RISC_CORE/U1503/Y (AND2X1_HVT)                   0.1576   1.0000            0.4115 &   8.3184 r
  I_RISC_CORE/I_ALU_Result_3_ (net)
                               1   0.9581 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/D (SDFFX1_HVT)
                                            0.0152   0.1576   1.0000   0.0105   0.0105 &   8.3290 r
  data arrival time                                                                        8.3290

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1228     2.1312
  data required time                                                                       2.1312
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1312
  data arrival time                                                                       -8.3290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1978

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.1978 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.1797 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1394/A2 (AND2X2_HVT)         0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1394/Y (AND2X2_HVT)                   0.3359   1.0000            0.7266 &   5.9453 f
  I_RISC_CORE/n1385 (net)      9   8.2142 
  I_RISC_CORE/ctmTdsLR_2_4744/A3 (AO222X1_HVT)
                                            0.0407   0.3359   1.0000   0.0276   0.0283 &   5.9736 f
  I_RISC_CORE/ctmTdsLR_2_4744/Y (AO222X1_HVT)        0.2539   1.0000            0.8915 &   6.8651 f
  I_RISC_CORE/tmp_net848 (net)
                               1   2.4979 
  I_RISC_CORE/ctmTdsLR_3_4745/A5 (AO221X1_HVT)
                                            0.0318   0.2539   1.0000   0.0222   0.0223 &   6.8873 f
  I_RISC_CORE/ctmTdsLR_3_4745/Y (AO221X1_HVT)        0.2307   1.0000            0.5657 &   7.4530 f
  I_RISC_CORE/tmp_net850 (net)
                               1   0.9682 
  I_RISC_CORE/ctmTdsLR_4_4746/A5 (AO221X1_HVT)
                                            0.0101   0.2307   1.0000   0.0070   0.0070 &   7.4600 f
  I_RISC_CORE/ctmTdsLR_4_4746/Y (AO221X1_HVT)        0.2627   1.0000            0.5889 &   8.0489 f
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_N37 (net)
                               1   1.9734 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0693   0.2627   1.0000   0.0476   0.0477 &   8.0965 f
  data arrival time                                                                        8.0965

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.2889     1.9761
  data required time                                                                       1.9761
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9761
  data arrival time                                                                       -8.0965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1205

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -6.1205 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.1018 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFARX1_HVT)
                                                     0.2593   1.0000            1.4416 &   2.4489 r
  I_RISC_CORE/n1915 (net)      3   3.0037 
  I_RISC_CORE/HFSBUF_427_1072/A (NBUFFX4_HVT)
                                            0.0000   0.2593   1.0000   0.0000   0.0000 &   2.4489 r
  I_RISC_CORE/HFSBUF_427_1072/Y (NBUFFX4_HVT)        0.2599   1.0000            0.4709 &   2.9198 r
  I_RISC_CORE/HFSNET_87 (net)
                              10  13.2957 
  I_RISC_CORE/U349/A2 (AND3X4_HVT)          0.0185   0.2600   1.0000   0.0128   0.0143 &   2.9341 r
  I_RISC_CORE/U349/Y (AND3X4_HVT)                    0.5843   1.0000            1.2237 &   4.1578 r
  I_RISC_CORE/n1148 (net)     11  15.0794 
  I_RISC_CORE/U1630/A (INVX2_HVT)           0.0342   0.5833   1.0000   0.0237   0.0255 &   4.1833 r
  I_RISC_CORE/U1630/Y (INVX2_HVT)                    0.3332   1.0000            0.4988 &   4.6822 f
  I_RISC_CORE/n1668 (net)      6   7.5680 
  I_RISC_CORE/U880/A2 (MUX21X1_HVT)         0.0000   0.3332   1.0000   0.0000   0.0007 &   4.6828 f
  I_RISC_CORE/U880/Y (MUX21X1_HVT)                   0.3686   1.0000            0.8920 &   5.5748 f
  I_RISC_CORE/n618 (net)       2   1.5900 
  I_RISC_CORE/ctmTdsLR_1_2709/A1 (OA221X1_HVT)
                                            0.0253   0.3686   1.0000   0.0175   0.0175 &   5.5923 f
  I_RISC_CORE/ctmTdsLR_1_2709/Y (OA221X1_HVT)        0.2851   1.0000            1.0769 &   6.6693 f
  I_RISC_CORE/tmp_net22 (net)
                               1   1.2433 
  I_RISC_CORE/ctmTdsLR_1_3670/A1 (OR2X1_HVT)
                                            0.1257   0.2851   1.0000   0.0950   0.0950 &   6.7643 f
  I_RISC_CORE/ctmTdsLR_1_3670/Y (OR2X1_HVT)          0.1461   1.0000            0.5800 &   7.3443 f
  I_RISC_CORE/tmp_net358 (net)
                               1   0.8503 
  I_RISC_CORE/ctmTdsLR_3_3672/A1 (NAND4X1_RVT)
                                            0.0185   0.1461   1.0000   0.0129   0.0129 &   7.3572 f
  I_RISC_CORE/ctmTdsLR_3_3672/Y (NAND4X1_RVT)        0.1898   1.0000            0.4681 &   7.8252 r
  I_RISC_CORE/n1229 (net)      2   5.3514 
  I_RISC_CORE/ctmTdsLR_2_4034/A1 (AND2X1_HVT)
                                            0.0133   0.1898   1.0000   0.0092   0.0094 &   7.8346 r
  I_RISC_CORE/ctmTdsLR_2_4034/Y (AND2X1_HVT)         0.1478   1.0000            0.4018 &   8.2365 r
  I_RISC_CORE/I_ALU_Result_6_ (net)
                               1   0.6991 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/D (SDFFX1_HVT)
                                            0.0148   0.1478   1.0000   0.0102   0.0102 &   8.2467 r
  data arrival time                                                                        8.2467

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1171     2.1369
  data required time                                                                       2.1369
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1369
  data arrival time                                                                       -8.2467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.1098 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0917 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1481/A1 (AO222X1_HVT)        0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1481/Y (AO222X1_HVT)                  0.2073   1.0000            0.8907 &   7.8757 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N25 (net)
                               1   1.0451 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/D (SDFFARX1_HVT)
                                            0.0454   0.2073   1.0000   0.0318   0.0318 &   7.9076 f
  data arrival time                                                                        7.9076

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -1.4081     1.8368
  data required time                                                                       1.8368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8368
  data arrival time                                                                       -7.9076
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0707

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.0707 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0531 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/ctmTdsLR_1_3061/A1 (AO222X1_HVT)
                                            0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/ctmTdsLR_1_3061/Y (AO222X1_HVT)        0.2193   1.0000            0.9049 &   7.8900 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N29 (net)
                               1   1.4182 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/D (SDFFARX1_HVT)
                                            0.0000   0.2193   1.0000   0.0000   0.0000 &   7.8900 f
  data arrival time                                                                        7.8900

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -1.4144     1.8305
  data required time                                                                       1.8305
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8305
  data arrival time                                                                       -7.8900
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0595

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.0595 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0418 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1458/A2 (OR3X1_HVT)          0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1458/Y (OR3X1_HVT)                    0.1953   1.0000            0.7164 &   6.1769 f
  I_RISC_CORE/n1295 (net)      1   0.7811 
  I_RISC_CORE/U1460/A4 (OA221X1_RVT)        0.0358   0.1953   1.0000   0.0257   0.0257 &   6.2026 f
  I_RISC_CORE/U1460/Y (OA221X1_RVT)                  0.1408   1.0000            0.4037 &   6.6063 f
  I_RISC_CORE/n1298 (net)      1   0.9727 
  I_RISC_CORE/U1461/A2 (OA21X1_RVT)         0.0153   0.1408   1.0000   0.0106   0.0106 &   6.6169 f
  I_RISC_CORE/U1461/Y (OA21X1_RVT)                   0.1547   1.0000            0.3649 &   6.9819 f
  I_RISC_CORE/n1365 (net)      8   6.0734 
  I_RISC_CORE/U1462/A (INVX0_HVT)           0.0042   0.1547   1.0000   0.0029   0.0032 &   6.9851 f
  I_RISC_CORE/U1462/Y (INVX0_HVT)                    0.1592   1.0000            0.1931 &   7.1782 r
  I_RISC_CORE/n1302 (net)      2   1.4797 
  I_RISC_CORE/U1464/A1 (AND2X1_RVT)         0.0000   0.1592   1.0000   0.0000   0.0000 &   7.1782 r
  I_RISC_CORE/U1464/Y (AND2X1_RVT)                   0.2070   1.0000            0.2690 &   7.4472 r
  I_RISC_CORE/n1361 (net)      8   6.0293 
  I_RISC_CORE/U1516/A3 (AO22X1_HVT)         0.0000   0.2070   1.0000   0.0000   0.0003 &   7.4475 r
  I_RISC_CORE/U1516/Y (AO22X1_HVT)                   0.2209   1.0000            0.5151 &   7.9626 r
  I_RISC_CORE/n1317 (net)      1   1.0805 
  I_RISC_CORE/U1517/A3 (AO21X1_HVT)         0.0382   0.2209   1.0000   0.0274   0.0274 &   7.9900 r
  I_RISC_CORE/U1517/Y (AO21X1_HVT)                   0.2107   1.0000            0.3585 &   8.3484 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N32 (net)
                               1   1.0644 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/D (SDFFARX1_HVT)
                                            0.0306   0.2107   1.0000   0.0217   0.0217 &   8.3701 r
  data arrival time                                                                        8.3701

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0962   0.9500            0.2312 &   3.2903 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   6.2285 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                           -0.0053   0.0962   0.9500  -0.0009  -0.0007 &   3.2897 r
  clock reconvergence pessimism                                                 0.0553     3.3449
  clock uncertainty                                                            -0.1000     3.2449
  library setup time                                          1.0000           -0.9320     2.3129
  data required time                                                                       2.3129
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3129
  data arrival time                                                                       -8.3701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0571

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0454 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0454 

  slack (with derating applied) (VIOLATED)                                     -6.0571 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0395 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_3_2864/A3 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_3_2864/Y (AO222X1_HVT)        0.3538   1.0000            0.9750 &   7.4565 r
  I_RISC_CORE/tmp_net57 (net)
                               1   2.6191 
  I_RISC_CORE/ctmTdsLR_4_2865/A3 (OR3X1_HVT)
                                            0.1120   0.3538   1.0000   0.0736   0.0737 &   7.5302 r
  I_RISC_CORE/ctmTdsLR_4_2865/Y (OR3X1_HVT)          0.2226   1.0000            0.5575 &   8.0877 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N37 (net)
                               1   2.0437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0459   0.2226   1.0000   0.0330   0.0330 &   8.1207 r
  data arrival time                                                                        8.1207

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1816     2.0834
  data required time                                                                       2.0834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0834
  data arrival time                                                                       -8.1207
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0373

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -6.0373 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0187 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2118   1.0000            1.2860 &   2.2933 f
  I_RISC_CORE/n1916 (net)      2   2.1576 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2118   1.0000   0.0000   0.0000 &   2.2934 f
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2416   1.0000            0.4302 &   2.7236 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0334 
  I_RISC_CORE/U225/A1 (OR3X2_HVT)           0.0109   0.2417   1.0000   0.0075   0.0090 &   2.7325 f
  I_RISC_CORE/U225/Y (OR3X2_HVT)                     0.3086   1.0000            0.9756 &   3.7082 f
  I_RISC_CORE/n118 (net)       4   4.9191 
  I_RISC_CORE/U233/A2 (OA22X1_RVT)          0.0450   0.3086   1.0000   0.0315   0.0315 &   3.7397 f
  I_RISC_CORE/U233/Y (OA22X1_RVT)                    0.1096   1.0000            0.4300 &   4.1697 f
  I_RISC_CORE/n96 (net)        1   0.5373 
  I_RISC_CORE/U235/A1 (OA22X2_RVT)          0.0000   0.1096   1.0000   0.0000   0.0000 &   4.1697 f
  I_RISC_CORE/U235/Y (OA22X2_RVT)                    0.2017   1.0000            0.5050 &   4.6747 f
  I_RISC_CORE/n1107 (net)      6   9.3240 
  I_RISC_CORE/U1633/A (INVX4_RVT)           0.0000   0.2017   1.0000   0.0000   0.0008 &   4.6755 f
  I_RISC_CORE/U1633/Y (INVX4_RVT)                    0.1147   1.0000            0.1719 &   4.8474 r
  I_RISC_CORE/n1671 (net)      7   7.2084 
  I_RISC_CORE/U437/A1 (OR2X1_HVT)           0.0000   0.1147   1.0000   0.0000   0.0005 &   4.8479 r
  I_RISC_CORE/U437/Y (OR2X1_HVT)                     0.1882   1.0000            0.3382 &   5.1861 r
  I_RISC_CORE/n697 (net)       3   2.0517 
  I_RISC_CORE/ctmTdsLR_1_4360/A3 (OAI21X1_HVT)
                                            0.0153   0.1882   1.0000   0.0106   0.0106 &   5.1967 r
  I_RISC_CORE/ctmTdsLR_1_4360/Y (OAI21X1_HVT)        0.2687   1.0000            0.8246 &   6.0213 f
  I_RISC_CORE/n589 (net)       2   2.2490 
  I_RISC_CORE/U848/A2 (MUX21X1_HVT)         0.0203   0.2687   1.0000   0.0141   0.0141 &   6.0354 f
  I_RISC_CORE/U848/Y (MUX21X1_HVT)                   0.3413   1.0000            0.8235 &   6.8588 f
  I_RISC_CORE/n571 (net)       1   1.0385 
  I_RISC_CORE/U849/A4 (NAND4X0_RVT)         0.0197   0.3413   1.0000   0.0137   0.0137 &   6.8725 f
  I_RISC_CORE/U849/Y (NAND4X0_RVT)                   0.2106   1.0000            0.3449 &   7.2174 r
  I_RISC_CORE/n574 (net)       1   1.0871 
  I_RISC_CORE/U850/A3 (AO21X1_HVT)          0.0160   0.2106   1.0000   0.0111   0.0111 &   7.2285 r
  I_RISC_CORE/U850/Y (AO21X1_HVT)                    0.2587   1.0000            0.3813 &   7.6098 r
  I_RISC_CORE/n1313 (net)      2   2.3728 
  I_RISC_CORE/U1510/A1 (AND2X1_HVT)         0.0471   0.2587   1.0000   0.0328   0.0328 &   7.6426 r
  I_RISC_CORE/U1510/Y (AND2X1_HVT)                   0.1817   1.0000            0.4690 &   8.1116 r
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   1.6178 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0508   0.1817   1.0000   0.0357   0.0357 &   8.1473 r
  data arrival time                                                                        8.1473

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1371     2.1170
  data required time                                                                       2.1170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1170
  data arrival time                                                                       -8.1473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -6.0304

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -6.0304 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -6.0123 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4377/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4377/Y (AO222X1_HVT)        0.3275   1.0000            0.8558 &   7.3374 r
  I_RISC_CORE/tmp_net692 (net)
                               1   1.9038 
  I_RISC_CORE/ctmTdsLR_3_4378/A3 (OR3X1_HVT)
                                            0.1663   0.3275   1.0000   0.1216   0.1217 &   7.4591 r
  I_RISC_CORE/ctmTdsLR_3_4378/Y (OR3X1_HVT)          0.2326   1.0000            0.5431 &   8.0022 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N36 (net)
                               1   2.3074 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0370   0.2326   1.0000   0.0256   0.0257 &   8.0279 r
  data arrival time                                                                        8.0279

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1872     2.0778
  data required time                                                                       2.0778
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0778
  data arrival time                                                                       -8.0279
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9501

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.9501 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.9315 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0006 &   0.9856 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_HVT)
                                                     0.2316   1.0000            1.3522 &   2.3378 f
  I_RISC_CORE/n320 (net)       5   4.4241 
  I_RISC_CORE/U1114/A (NBUFFX4_HVT)         0.0000   0.2316   1.0000   0.0000   0.0000 &   2.3378 f
  I_RISC_CORE/U1114/Y (NBUFFX4_HVT)                  0.2246   1.0000            0.4436 &   2.7814 f
  I_RISC_CORE/n1776 (net)     10  11.0656 
  I_RISC_CORE/U452/A1 (AND2X1_HVT)          0.0000   0.2246   1.0000   0.0000   0.0013 &   2.7827 f
  I_RISC_CORE/U452/Y (AND2X1_HVT)                    0.2234   1.0000            0.4636 &   3.2464 f
  I_RISC_CORE/n242 (net)       3   2.9776 
  I_RISC_CORE/ctmTdsLR_1_3645/A1 (AOI222X1_HVT)
                                            0.0191   0.2234   1.0000   0.0132   0.0132 &   3.2596 f
  I_RISC_CORE/ctmTdsLR_1_3645/Y (AOI222X1_HVT)       0.2040   1.0000            1.1540 &   4.4135 r
  I_RISC_CORE/n249 (net)       3   2.9140 
  I_RISC_CORE/ctmTdsLR_1_4020/A1 (OAI222X1_HVT)
                                            0.0000   0.2040   1.0000   0.0000   0.0000 &   4.4135 r
  I_RISC_CORE/ctmTdsLR_1_4020/Y (OAI222X1_HVT)       0.1978   1.0000            1.1605 &   5.5740 f
  I_RISC_CORE/n1723 (net)      3   2.3460 
  I_RISC_CORE/ctmTdsLR_1_2712/A2 (OA222X1_RVT)
                                            0.0000   0.1978   1.0000   0.0000   0.0000 &   5.5740 f
  I_RISC_CORE/ctmTdsLR_1_2712/Y (OA222X1_RVT)        0.1678   1.0000            0.5377 &   6.1117 f
  I_RISC_CORE/n934 (net)       2   2.2237 
  I_RISC_CORE/U501/A2 (OA21X1_RVT)          0.0000   0.1678   1.0000   0.0000   0.0000 &   6.1117 f
  I_RISC_CORE/U501/Y (OA21X1_RVT)                    0.1460   1.0000            0.3717 &   6.4835 f
  I_RISC_CORE/n258 (net)       2   5.3260 
  I_RISC_CORE/ctmTdsLR_1_3861/S1 (MUX41X1_RVT)
                                            0.0000   0.1460   1.0000   0.0000   0.0001 &   6.4835 f
  I_RISC_CORE/ctmTdsLR_1_3861/Y (MUX41X1_RVT)        0.1797   1.0000            0.5645 &   7.0480 f
  I_RISC_CORE/n263 (net)       1   0.9038 
  I_RISC_CORE/ctmTdsLR_3_4217/A3 (AO221X1_RVT)
                                            0.0239   0.1797   1.0000   0.0168   0.0168 &   7.0649 f
  I_RISC_CORE/ctmTdsLR_3_4217/Y (AO221X1_RVT)        0.1192   1.0000            0.4325 &   7.4974 f
  I_RISC_CORE/n267 (net)       1   1.1959 
  I_RISC_CORE/U28/A3 (OR4X1_RVT)            0.0121   0.1192   1.0000   0.0083   0.0083 &   7.5056 f
  I_RISC_CORE/U28/Y (OR4X1_RVT)                      0.0562   1.0000            0.5608 &   8.0664 f
  I_RISC_CORE/n408 (net)       2   1.7020 
  I_RISC_CORE/U690/A1 (NOR3X0_HVT)          0.0038   0.0562   1.0000   0.0027   0.0027 &   8.0691 f
  I_RISC_CORE/U690/Y (NOR3X0_HVT)                    0.1384   1.0000            0.7595 &   8.8286 r
  I_RISC_CORE/n777 (net)       1   1.0350 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.1384   1.0000   0.0000   0.0000 &   8.8286 r
  data arrival time                                                                        8.8286

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)         0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -0.3669     2.8871
  data required time                                                                       2.8871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8871
  data arrival time                                                                       -8.8286
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9415

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -5.9415 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.9234 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4527/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4527/Y (AO222X1_HVT)        0.3352   1.0000            0.8627 &   7.3443 r
  I_RISC_CORE/tmp_net752 (net)
                               1   2.1113 
  I_RISC_CORE/ctmTdsLR_3_4528/A3 (OR3X1_HVT)
                                            0.0783   0.3352   1.0000   0.0535   0.0536 &   7.3979 r
  I_RISC_CORE/ctmTdsLR_3_4528/Y (OR3X1_HVT)          0.2165   1.0000            0.5390 &   7.9369 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N37 (net)
                               1   1.8905 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0145   0.2165   1.0000   0.0100   0.0100 &   7.9469 r
  data arrival time                                                                        7.9469

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1782     2.0869
  data required time                                                                       2.0869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0869
  data arrival time                                                                       -7.9469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8601

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.8601 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.8414 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4741/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4741/Y (AO222X1_HVT)        0.3079   1.0000            0.8370 &   7.3186 r
  I_RISC_CORE/tmp_net847 (net)
                               1   1.4022 
  I_RISC_CORE/ctmTdsLR_3_4742/A3 (OR3X1_HVT)
                                            0.0630   0.3079   1.0000   0.0441   0.0441 &   7.3627 r
  I_RISC_CORE/ctmTdsLR_3_4742/Y (OR3X1_HVT)          0.2283   1.0000            0.5252 &   7.8879 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N39 (net)
                               1   2.1949 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0579   0.2283   1.0000   0.0417   0.0417 &   7.9296 r
  data arrival time                                                                        7.9296

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1848     2.0802
  data required time                                                                       2.0802
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0802
  data arrival time                                                                       -7.9296
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8494

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.8494 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.8308 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_3_4755/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_3_4755/Y (AO222X1_HVT)        0.3194   1.0000            0.8481 &   7.3296 r
  I_RISC_CORE/tmp_net857 (net)
                               1   1.6969 
  I_RISC_CORE/ctmTdsLR_4_4756/A3 (OR3X1_HVT)
                                            0.0358   0.3194   1.0000   0.0248   0.0248 &   7.3545 r
  I_RISC_CORE/ctmTdsLR_4_4756/Y (OR3X1_HVT)          0.2293   1.0000            0.5347 &   7.8892 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N38 (net)
                               1   2.2174 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0192   0.2293   1.0000   0.0133   0.0134 &   7.9026 r
  data arrival time                                                                        7.9026

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1854     2.0797
  data required time                                                                       2.0797
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0797
  data arrival time                                                                       -7.9026
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8229

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.8229 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.8043 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4738/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4738/Y (AO222X1_HVT)        0.3084   1.0000            0.8375 &   7.3191 r
  I_RISC_CORE/tmp_net845 (net)
                               1   1.4153 
  I_RISC_CORE/ctmTdsLR_3_4739/A3 (OR3X1_HVT)
                                            0.0878   0.3084   1.0000   0.0621   0.0621 &   7.3812 r
  I_RISC_CORE/ctmTdsLR_3_4739/Y (OR3X1_HVT)          0.2063   1.0000            0.5109 &   7.8921 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N38 (net)
                               1   1.6305 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0195   0.2063   1.0000   0.0131   0.0132 &   7.9052 r
  data arrival time                                                                        7.9052

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1724     2.0926
  data required time                                                                       2.0926
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0926
  data arrival time                                                                       -7.9052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.8126

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.8126 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.7940 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4381/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4381/Y (AO222X1_HVT)        0.3139   1.0000            0.8428 &   7.3243 r
  I_RISC_CORE/tmp_net694 (net)
                               1   1.5557 
  I_RISC_CORE/ctmTdsLR_3_4382/A3 (OR3X1_HVT)
                                            0.0416   0.3139   1.0000   0.0284   0.0284 &   7.3527 r
  I_RISC_CORE/ctmTdsLR_3_4382/Y (OR3X1_HVT)          0.1987   1.0000            0.5099 &   7.8627 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N36 (net)
                               1   1.4388 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0185   0.1987   1.0000   0.0128   0.0128 &   7.8755 r
  data arrival time                                                                        7.8755

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1682     2.0969
  data required time                                                                       2.0969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0969
  data arrival time                                                                       -7.8755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.7786

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.7786 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.7600 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1325/A (INVX0_HVT)           0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1325/Y (INVX0_HVT)                    0.2313   1.0000            0.2969 &   2.8869 r
  I_RISC_CORE/n1635 (net)      4   2.2961 
  I_RISC_CORE/U1373/A2 (NAND2X0_HVT)        0.0000   0.2313   1.0000   0.0000   0.0000 &   2.8869 r
  I_RISC_CORE/U1373/Y (NAND2X0_HVT)                  0.4270   1.0000            0.4778 &   3.3647 f
  I_RISC_CORE/n1368 (net)      3   2.0524 
  I_RISC_CORE/U1374/A (INVX0_HVT)           0.0185   0.4270   1.0000   0.0128   0.0128 &   3.3776 f
  I_RISC_CORE/U1374/Y (INVX0_HVT)                    0.5680   1.0000            0.5836 &   3.9612 r
  I_RISC_CORE/n1369 (net)      8   6.7359 
  I_RISC_CORE/ctmTdsLR_1_4620/S0 (MUX21X1_HVT)
                                            0.0177   0.5680   1.0000   0.0122   0.0126 &   3.9738 r
  I_RISC_CORE/ctmTdsLR_1_4620/Y (MUX21X1_HVT)        0.3661   1.0000            1.2117 &   5.1855 f
  I_RISC_CORE/n1249 (net)      2   1.5312 
  I_RISC_CORE/U1398/A (INVX0_HVT)           0.0474   0.3661   1.0000   0.0332   0.0332 &   5.2188 f
  I_RISC_CORE/U1398/Y (INVX0_HVT)                    0.2075   1.0000            0.3445 &   5.5633 r
  I_RISC_CORE/n1251 (net)      2   1.2843 
  I_RISC_CORE/U1400/A5 (OA221X2_HVT)        0.0000   0.2075   1.0000   0.0000   0.0000 &   5.5633 r
  I_RISC_CORE/U1400/Y (OA221X2_HVT)                  0.4502   1.0000            0.8942 &   6.4575 r
  I_RISC_CORE/n1386 (net)      9   7.0783 
  I_RISC_CORE/ctmTdsLR_2_4524/A5 (AO222X1_HVT)
                                            0.0342   0.4502   1.0000   0.0237   0.0241 &   6.4816 r
  I_RISC_CORE/ctmTdsLR_2_4524/Y (AO222X1_HVT)        0.3020   1.0000            0.8313 &   7.3129 r
  I_RISC_CORE/tmp_net750 (net)
                               1   1.2512 
  I_RISC_CORE/ctmTdsLR_3_4525/A3 (OR3X1_HVT)
                                            0.0488   0.3020   1.0000   0.0349   0.0349 &   7.3478 r
  I_RISC_CORE/ctmTdsLR_3_4525/Y (OR3X1_HVT)          0.1772   1.0000            0.4851 &   7.8329 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N39 (net)
                               1   0.8910 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0320   0.1772   1.0000   0.0229   0.0229 &   7.8558 r
  data arrival time                                                                        7.8558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1011   0.9500            0.2422 &   3.3094 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   6.8220 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1011   0.9500   0.0000   0.0003 &   3.3098 r
  clock reconvergence pessimism                                                 0.0553     3.3650
  clock uncertainty                                                            -0.1000     3.2650
  library setup time                                          1.0000           -1.1560     2.1090
  data required time                                                                       2.1090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1090
  data arrival time                                                                       -7.8558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.7469

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -5.7469 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.7282 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0034 &   0.6146 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1450   1.0000            0.3704 &   0.9850 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  16.8827 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0005 &   0.9855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_HVT)
                                                     0.2010   1.0000            1.2531 &   2.2386 r
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   2.9972 
  I_RISC_CORE/U248/A1 (OR2X1_HVT)           0.0000   0.2010   1.0000   0.0000   0.0000 &   2.2386 r
  I_RISC_CORE/U248/Y (OR2X1_HVT)                     0.2091   1.0000            0.4142 &   2.6528 r
  I_RISC_CORE/n107 (net)       2   2.5771 
  I_RISC_CORE/U270/A (INVX0_RVT)            0.0225   0.2091   1.0000   0.0156   0.0156 &   2.6684 r
  I_RISC_CORE/U270/Y (INVX0_RVT)                     0.1407   1.0000            0.1761 &   2.8444 f
  I_RISC_CORE/n553 (net)       3   3.3752 
  I_RISC_CORE/ctmTdsLR_1_3469/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000 &   2.8445 f
  I_RISC_CORE/ctmTdsLR_1_3469/Y (INVX0_HVT)          0.1023   1.0000            0.1548 &   2.9993 r
  I_RISC_CORE/tmp_net280 (net)
                               1   0.6700 
  I_RISC_CORE/ctmTdsLR_2_3470/A2 (NAND2X2_HVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.9993 r
  I_RISC_CORE/ctmTdsLR_2_3470/Y (NAND2X2_HVT)        0.1952   1.0000            0.6095 &   3.6088 f
  I_RISC_CORE/n559 (net)       3   4.6897 
  I_RISC_CORE/U282/A1 (OR2X2_HVT)           0.0000   0.1952   1.0000   0.0000   0.0001 &   3.6089 f
  I_RISC_CORE/U282/Y (OR2X2_HVT)                     0.1939   1.0000            0.5826 &   4.1914 f
  I_RISC_CORE/n564 (net)       3   2.2167 
  I_RISC_CORE/U288/A2 (OR3X1_HVT)           0.0000   0.1939   1.0000   0.0000   0.0000 &   4.1914 f
  I_RISC_CORE/U288/Y (OR3X1_HVT)                     0.2414   1.0000            0.7547 &   4.9461 f
  I_RISC_CORE/n509 (net)       3   2.2915 
  I_RISC_CORE/U316/A1 (AO21X1_HVT)          0.0000   0.2414   1.0000   0.0000   0.0000 &   4.9461 f
  I_RISC_CORE/U316/Y (AO21X1_HVT)                    0.1704   1.0000            0.6252 &   5.5713 f
  I_RISC_CORE/n128 (net)       1   0.4699 
  I_RISC_CORE/ctmTdsLR_2_6801/A1 (NAND2X0_HVT)
                                            0.0000   0.1704   1.0000   0.0000   0.0000 &   5.5713 f
  I_RISC_CORE/ctmTdsLR_2_6801/Y (NAND2X0_HVT)        0.2418   1.0000            0.2508 &   5.8222 r
  I_RISC_CORE/tmp_net1366 (net)
                               1   0.9065 
  I_RISC_CORE/ctmTdsLR_1_6800_roptpi_6835/A2 (AND3X1_HVT)
                                            0.0529   0.2418   1.0000   0.0380   0.0380 &   5.8602 r
  I_RISC_CORE/ctmTdsLR_1_6800_roptpi_6835/Y (AND3X1_HVT)
                                                     0.2033   1.0000            0.6596 &   6.5198 r
  I_RISC_CORE/tmp_net907 (net)
                               1   0.7378 
  I_RISC_CORE/ctmTdsLR_4_6381_roptpi_6855/A3 (AND3X1_HVT)
                                            0.0285   0.2033   1.0000   0.0201   0.0201 &   6.5399 r
  I_RISC_CORE/ctmTdsLR_4_6381_roptpi_6855/Y (AND3X1_HVT)
                                                     0.2779   1.0000            0.7235 &   7.2635 r
  I_RISC_CORE/tmp_net1071 (net)
                               1   2.8141 
  I_RISC_CORE/ctmTdsLR_2_6379/A3 (NAND3X0_LVT)
                                            0.0516   0.2779   1.0000   0.0360   0.0360 &   7.2995 r
  I_RISC_CORE/ctmTdsLR_2_6379/Y (NAND3X0_LVT)        0.1108   1.0000            0.1144 &   7.4139 f
  I_RISC_CORE/tmp_net1073 (net)
                               1   0.9474 
  I_RISC_CORE/ctmTdsLR_1_6378/A (INVX1_LVT)
                                            0.0000   0.1108   1.0000   0.0000   0.0000 &   7.4139 f
  I_RISC_CORE/ctmTdsLR_1_6378/Y (INVX1_LVT)          0.1179   1.0000            0.1329 &   7.5468 r
  I_RISC_CORE/n1056 (net)      2   5.9049 
  I_RISC_CORE/U357/A1 (NOR2X0_RVT)          0.0000   0.1179   1.0000   0.0000   0.0002 &   7.5470 r
  I_RISC_CORE/U357/Y (NOR2X0_RVT)                    0.0545   1.0000            0.2305 &   7.7775 f
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   0.6644 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0545   1.0000   0.0000   0.0000 &   7.7775 f
  data arrival time                                                                        7.7775

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1473     2.1067
  data required time                                                                       2.1067
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1067
  data arrival time                                                                       -7.7775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.6708

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -5.6708 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.6527 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1545/A3 (NAND3X1_HVT)        0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1545/Y (NAND3X1_HVT)                  0.2555   1.0000            0.8537 &   7.8347 f
  I_RISC_CORE/n1346 (net)      7   4.2545 
  I_RISC_CORE/U1554/A (INVX0_HVT)           0.0000   0.2555   1.0000   0.0000   0.0001 &   7.8348 f
  I_RISC_CORE/U1554/Y (INVX0_HVT)                    0.3146   1.0000            0.3402 &   8.1750 r
  I_RISC_CORE/n411 (net)       1   3.5179 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/EN (CGLPPRX2_LVT)
                                            0.0918   0.3146   1.0000   0.0626   0.0627 &   8.2377 r
  data arrival time                                                                        8.2377

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  clock reconvergence pessimism                                                 0.0553     3.1226
  clock uncertainty                                                            -0.1000     3.0226
  clock gating setup time                                     1.0000           -0.1898     2.8328
  data required time                                                                       2.8328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8328
  data arrival time                                                                       -8.2377
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4049

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -5.4049 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.3991 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1453/A2 (AND4X1_HVT)         0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1453/Y (AND4X1_HVT)                   0.3594   1.0000            0.9763 &   8.0970 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N18 (net)
                               1   3.0304 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/EN (CGLPPRX2_LVT)
                                            0.0981   0.3594   1.0000   0.0616   0.0616 &   8.1587 r
  data arrival time                                                                        8.1587

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  clock reconvergence pessimism                                                 0.0553     3.1224
  clock uncertainty                                                            -0.1000     3.0224
  clock gating setup time                                     1.0000           -0.2005     2.8219
  data required time                                                                       2.8219
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8219
  data arrival time                                                                       -8.1587
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3368

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -5.3368 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.3310 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1452/A2 (AND3X1_HVT)         0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1452/Y (AND3X1_HVT)                   0.3005   1.0000            0.7691 &   7.8899 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N17 (net)
                               1   3.4503 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/EN (CGLPPRX2_LVT)
                                            0.0245   0.3005   1.0000   0.0170   0.0171 &   7.9070 r
  data arrival time                                                                        7.9070

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  clock reconvergence pessimism                                                 0.0553     3.1227
  clock uncertainty                                                            -0.1000     3.0227
  clock gating setup time                                     1.0000           -0.1864     2.8363
  data required time                                                                       2.8363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8363
  data arrival time                                                                       -7.9070
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0707

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -5.0707 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.0649 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1454/A1 (AND3X1_HVT)         0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1454/Y (AND3X1_HVT)                   0.3093   1.0000            0.6842 &   7.8050 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N19 (net)
                               1   3.6975 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/EN (CGLPPRX2_LVT)
                                            0.0893   0.3093   1.0000   0.0614   0.0615 &   7.8664 r
  data arrival time                                                                        7.8664

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  clock reconvergence pessimism                                                 0.0553     3.1227
  clock uncertainty                                                            -0.1000     3.0227
  clock gating setup time                                     1.0000           -0.1885     2.8341
  data required time                                                                       2.8341
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8341
  data arrival time                                                                       -7.8664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -5.0323 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.0264 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1455/A1 (AND3X1_HVT)         0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1455/Y (AND3X1_HVT)                   0.2239   1.0000            0.6143 &   7.7351 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N20 (net)
                               1   1.2774 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2239   1.0000   0.0000   0.0000 &   7.7351 r
  data arrival time                                                                        7.7351

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  clock reconvergence pessimism                                                 0.0553     3.1227
  clock uncertainty                                                            -0.1000     3.0227
  clock gating setup time                                     1.0000           -0.1628     2.8599
  data required time                                                                       2.8599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8599
  data arrival time                                                                       -7.7351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8752

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -4.8752 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8694 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1368/A2 (AND3X1_HVT)         0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1368/Y (AND3X1_HVT)                   0.3238   1.0000            0.6927 &   7.6736 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N14 (net)
                               1   4.1090 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/EN (CGLPPRX2_LVT)
                                            0.0276   0.3238   1.0000   0.0191   0.0192 &   7.6928 r
  data arrival time                                                                        7.6928

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  clock reconvergence pessimism                                                 0.0553     3.1227
  clock uncertainty                                                            -0.1000     3.0227
  clock gating setup time                                     1.0000           -0.1920     2.8307
  data required time                                                                       2.8307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8307
  data arrival time                                                                       -7.6928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8621

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -4.8621 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8562 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1681/A (NBUFFX2_HVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1681/Y (NBUFFX2_HVT)                  0.2811   1.0000            0.3336 &   7.1066 r
  I_RISC_CORE/n1899 (net)     10   8.2921 
  I_RISC_CORE/U1647/A (INVX0_RVT)           0.0196   0.2811   1.0000   0.0136   0.0141 &   7.1208 r
  I_RISC_CORE/U1647/Y (INVX0_RVT)                    0.1661   1.0000            0.2051 &   7.3258 f
  I_RISC_CORE/n1685 (net)      4   3.1960 
  I_RISC_CORE/U1507/A3 (NAND4X0_HVT)        0.0097   0.1661   1.0000   0.0067   0.0067 &   7.3326 f
  I_RISC_CORE/U1507/Y (NAND4X0_HVT)                  0.5323   1.0000            0.2414 &   7.5740 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23130 (net)
                               1   0.8881 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0417   0.5323   1.0000   0.0289   0.0289 &   7.6029 r
  data arrival time                                                                        7.6029

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  clock reconvergence pessimism                                                 0.0553     3.1278
  clock uncertainty                                                            -0.1000     3.0278
  clock gating setup time                                     1.0000           -0.2358     2.7920
  data required time                                                                       2.7920
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7920
  data arrival time                                                                       -7.6029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8109

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -4.8109 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8046 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1372/A1 (AND2X1_HVT)         0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1372/Y (AND2X1_HVT)                   0.2566   1.0000            0.4498 &   7.4307 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N15 (net)
                               1   3.6331 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/EN (CGLPPRX2_LVT)
                                            0.0773   0.2566   1.0000   0.0504   0.0505 &   7.4812 r
  data arrival time                                                                        7.4812

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  clock reconvergence pessimism                                                 0.0553     3.1222
  clock uncertainty                                                            -0.1000     3.0222
  clock gating setup time                                     1.0000           -0.1759     2.8463
  data required time                                                                       2.8463
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8463
  data arrival time                                                                       -7.4812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6350

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -4.6350 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.6291 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2075   1.0000            1.2824 &   2.2897 f
  I_RISC_CORE/n1824 (net)      2   2.0224 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2075   1.0000   0.0000   0.0000 &   2.2897 f
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3028   1.0000            0.4653 &   2.7550 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.2545 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0350   0.3028   1.0000   0.0249   0.0249 &   2.7799 f
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3716   1.0000            0.5804 &   3.3603 f
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8465 
  I_RISC_CORE/U1357/A2 (OR4X1_HVT)          0.0439   0.3716   1.0000   0.0304   0.0312 &   3.3915 f
  I_RISC_CORE/U1357/Y (OR4X1_HVT)                    0.1012   1.0000            1.3652 &   4.7567 f
  I_RISC_CORE/n1234 (net)      1   0.8041 
  I_RISC_CORE/U1358/A1 (OR3X1_HVT)          0.0000   0.1012   1.0000   0.0000   0.0000 &   4.7567 f
  I_RISC_CORE/U1358/Y (OR3X1_HVT)                    0.2172   1.0000            0.6993 &   5.4559 f
  I_RISC_CORE/n1292 (net)      2   1.4831 
  I_RISC_CORE/U1359/A5 (AO221X1_RVT)        0.0065   0.2172   1.0000   0.0045   0.0045 &   5.4604 f
  I_RISC_CORE/U1359/Y (AO221X1_RVT)                  0.1148   1.0000            0.3159 &   5.7764 f
  I_RISC_CORE/n1240 (net)      1   0.8981 
  I_RISC_CORE/U1363/A2 (OA22X1_RVT)         0.0085   0.1148   1.0000   0.0059   0.0059 &   5.7822 f
  I_RISC_CORE/U1363/Y (OA22X1_RVT)                   0.1548   1.0000            0.3499 &   6.1322 f
  I_RISC_CORE/n1296 (net)      2   1.7035 
  I_RISC_CORE/U1365/A1 (NOR4X1_RVT)         0.0165   0.1548   1.0000   0.0114   0.0114 &   6.1436 f
  I_RISC_CORE/U1365/Y (NOR4X1_RVT)                   0.0866   1.0000            0.6294 &   6.7730 r
  I_RISC_CORE/n1336 (net)      2   1.4234 
  I_RISC_CORE/U1366/A2 (AND2X1_RVT)         0.0000   0.0866   1.0000   0.0000   0.0000 &   6.7730 r
  I_RISC_CORE/U1366/Y (AND2X1_RVT)                   0.1437   1.0000            0.2079 &   6.9809 r
  I_RISC_CORE/n1328 (net)      4   3.2527 
  I_RISC_CORE/U1375/A1 (AND2X1_HVT)         0.0000   0.1437   1.0000   0.0000   0.0000 &   6.9809 r
  I_RISC_CORE/U1375/Y (AND2X1_HVT)                   0.2258   1.0000            0.4298 &   7.4107 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N16 (net)
                               1   2.7651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/EN (CGLPPRX2_LVT)
                                            0.0420   0.2258   1.0000   0.0301   0.0302 &   7.4409 r
  data arrival time                                                                        7.4409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  clock reconvergence pessimism                                                 0.0553     3.1227
  clock uncertainty                                                            -0.1000     3.0227
  clock gating setup time                                     1.0000           -0.1636     2.8591
  data required time                                                                       2.8591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8591
  data arrival time                                                                       -7.4409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.5818

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -4.5818 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.5759 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1603/A3 (AO22X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1603/Y (AO22X1_HVT)                   0.2545   1.0000            0.5965 &   5.7039 r
  I_RISC_CORE/I_DATA_PATH_N53 (net)
                               1   2.0488 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/D (SDFFX2_HVT)
                                            0.0978   0.2545   1.0000   0.0716   0.0716 &   5.7756 r
  data arrival time                                                                        5.7756

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.1406   0.9500   0.0000   0.0005 &   3.3043 r
  clock reconvergence pessimism                                                 0.0553     3.3595
  clock uncertainty                                                            -0.1000     3.2595
  library setup time                                          1.0000           -1.2241     2.0354
  data required time                                                                       2.0354
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0354
  data arrival time                                                                       -5.7756
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7401

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.7401 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.7218 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1521/A3 (AO22X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1521/Y (AO22X1_HVT)                   0.2839   1.0000            0.6166 &   5.7240 r
  I_RISC_CORE/I_DATA_PATH_N51 (net)
                               1   2.8517 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/D (SDFFX2_HVT)
                                            0.0481   0.2839   1.0000   0.0334   0.0335 &   5.7575 r
  data arrival time                                                                        5.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0004 &   3.3042 r
  clock reconvergence pessimism                                                 0.0553     3.3594
  clock uncertainty                                                            -0.1000     3.2594
  library setup time                                          1.0000           -1.2414     2.0181
  data required time                                                                       2.0181
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0181
  data arrival time                                                                       -5.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7394

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.7394 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.7211 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1498/A3 (AO22X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1498/Y (AO22X1_HVT)                   0.2281   1.0000            0.5749 &   5.6823 r
  I_RISC_CORE/I_DATA_PATH_N55 (net)
                               1   1.3457 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (SDFFX2_HVT)
                                            0.0333   0.2281   1.0000   0.0230   0.0230 &   5.7054 r
  data arrival time                                                                        5.7054

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0004 &   3.3042 r
  clock reconvergence pessimism                                                 0.0553     3.3595
  clock uncertainty                                                            -0.1000     3.2595
  library setup time                                          1.0000           -1.2103     2.0492
  data required time                                                                       2.0492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0492
  data arrival time                                                                       -5.7054
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6562

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.6562 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.6379 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1604/A3 (AO22X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1604/Y (AO22X1_HVT)                   0.2240   1.0000            0.5715 &   5.6789 r
  I_RISC_CORE/I_DATA_PATH_N54 (net)
                               1   1.2357 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/D (SDFFX1_HVT)
                                            0.0326   0.2240   1.0000   0.0225   0.0226 &   5.7015 r
  data arrival time                                                                        5.7015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0004 &   3.3042 r
  clock reconvergence pessimism                                                 0.0553     3.3594
  clock uncertainty                                                            -0.1000     3.2594
  library setup time                                          1.0000           -1.1599     2.0996
  data required time                                                                       2.0996
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0996
  data arrival time                                                                       -5.7015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6019

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.6019 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5836 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1490/A1 (AND2X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1490/Y (AND2X1_HVT)                   0.2029   1.0000            0.5055 &   5.6129 r
  I_RISC_CORE/I_DATA_PATH_N59 (net)
                               1   2.1826 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/D (SDFFX2_HVT)
                                            0.0649   0.2029   1.0000   0.0453   0.0453 &   5.6583 r
  data arrival time                                                                        5.6583

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.1971     2.0622
  data required time                                                                       2.0622
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0622
  data arrival time                                                                       -5.6583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5961

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5961 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5778 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1616/A3 (AO22X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1616/Y (AO22X1_HVT)                   0.2012   1.0000            0.5505 &   5.6579 r
  I_RISC_CORE/n681 (net)       1   0.6425 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (SDFFX2_HVT)
                                            0.0000   0.2012   1.0000   0.0000   0.0000 &   5.6579 r
  data arrival time                                                                        5.6579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0004 &   3.3042 r
  clock reconvergence pessimism                                                 0.0553     3.3595
  clock uncertainty                                                            -0.1000     3.2595
  library setup time                                          1.0000           -1.1962     2.0632
  data required time                                                                       2.0632
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0632
  data arrival time                                                                       -5.6579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5947

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5947 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5764 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1489/A1 (AND2X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1489/Y (AND2X1_HVT)                   0.2032   1.0000            0.5057 &   5.6131 r
  I_RISC_CORE/I_DATA_PATH_N63 (net)
                               1   2.1897 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/D (SDFFX2_HVT)
                                            0.0305   0.2032   1.0000   0.0216   0.0217 &   5.6348 r
  data arrival time                                                                        5.6348

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.1973     2.0620
  data required time                                                                       2.0620
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0620
  data arrival time                                                                       -5.6348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5727

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5727 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5544 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1602/A1 (AND2X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1602/Y (AND2X1_HVT)                   0.1916   1.0000            0.4979 &   5.6053 r
  I_RISC_CORE/I_DATA_PATH_N60 (net)
                               1   1.8747 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/D (SDFFX2_HVT)
                                            0.0321   0.1916   1.0000   0.0230   0.0230 &   5.6283 r
  data arrival time                                                                        5.6283

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.1912     2.0681
  data required time                                                                       2.0681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0681
  data arrival time                                                                       -5.6283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5602

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5602 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5419 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1493/A1 (AND2X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1493/Y (AND2X1_HVT)                   0.1975   1.0000            0.5023 &   5.5620 f
  I_RISC_CORE/I_DATA_PATH_N57 (net)
                               1   2.2129 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/D (SDFFX1_HVT)
                                            0.0413   0.1975   1.0000   0.0291   0.0292 &   5.5912 f
  data arrival time                                                                        5.5912

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.2223     2.0370
  data required time                                                                       2.0370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0370
  data arrival time                                                                       -5.5912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5542

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5542 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5359 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1491/A1 (AND2X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1491/Y (AND2X1_HVT)                   0.1658   1.0000            0.4786 &   5.5861 r
  I_RISC_CORE/I_DATA_PATH_N61 (net)
                               1   1.1654 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/D (SDFFX2_HVT)
                                            0.0458   0.1658   1.0000   0.0330   0.0330 &   5.6191 r
  data arrival time                                                                        5.6191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.1777     2.0816
  data required time                                                                       2.0816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0816
  data arrival time                                                                       -5.6191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5375

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5375 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.5192 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1487/A1 (AND2X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1487/Y (AND2X1_HVT)                   0.1634   1.0000            0.4737 &   5.5334 f
  I_RISC_CORE/I_DATA_PATH_N58 (net)
                               1   1.2083 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/D (SDFFX1_HVT)
                                            0.0419   0.1634   1.0000   0.0302   0.0302 &   5.5636 f
  data arrival time                                                                        5.5636

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.2045     2.0548
  data required time                                                                       2.0548
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0548
  data arrival time                                                                       -5.5636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5088

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5088 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.4905 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0123   0.3397   1.0000   0.0086   0.0094 &   4.1915 f
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2930   1.0000            0.9150 &   5.1065 r
  I_RISC_CORE/n1396 (net)     16  11.9760 
  I_RISC_CORE/U1492/A1 (AND2X1_HVT)         0.0000   0.2930   1.0000   0.0000   0.0010 &   5.1075 r
  I_RISC_CORE/U1492/Y (AND2X1_HVT)                   0.1683   1.0000            0.4804 &   5.5879 r
  I_RISC_CORE/I_DATA_PATH_N64 (net)
                               1   1.2321 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000 &   5.5879 r
  data arrival time                                                                        5.5879

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.1790     2.0803
  data required time                                                                       2.0803
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0803
  data arrival time                                                                       -5.5879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.5076

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.5076 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.4892 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1488/A1 (AND2X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1488/Y (AND2X1_HVT)                   0.1580   1.0000            0.4688 &   5.5286 f
  I_RISC_CORE/I_DATA_PATH_N62 (net)
                               1   1.0442 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/D (SDFFX1_HVT)
                                            0.0112   0.1580   1.0000   0.0077   0.0077 &   5.5363 f
  data arrival time                                                                        5.5363

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0003 &   3.3040 r
  clock reconvergence pessimism                                                 0.0553     3.3593
  clock uncertainty                                                            -0.1000     3.2593
  library setup time                                          1.0000           -1.2016     2.0577
  data required time                                                                       2.0577
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0577
  data arrival time                                                                       -5.5363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4786

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.4786 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.4603 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFARX1_RVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFARX1_RVT)
                                                     0.1314   1.0000            0.6877 &   1.6950 r
  I_RISC_CORE/aps_rename_17_ (net)
                               2   2.8169 
  I_RISC_CORE/copt_gre_mt_inst_7053/A (NBUFFX8_HVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0000 &   1.6950 r
  I_RISC_CORE/copt_gre_mt_inst_7053/Y (NBUFFX8_HVT)
                                                     0.1500   1.0000            0.2992 &   1.9942 r
  I_RISC_CORE/copt_gre_net_1515 (net)
                               3   6.4882 
  I_RISC_CORE/ZBUF_9_inst_6860/A (NBUFFX2_HVT)
                                            0.0000   0.1500   1.0000   0.0000   0.0001 &   1.9944 r
  I_RISC_CORE/ZBUF_9_inst_6860/Y (NBUFFX2_HVT)       0.1545   1.0000            0.3076 &   2.3020 r
  I_RISC_CORE/ZBUF_9_27 (net)
                               2   1.8523 
  I_RISC_CORE/U1351/A2 (NAND2X0_HVT)        0.0258   0.1545   1.0000   0.0179   0.0179 &   2.3198 r
  I_RISC_CORE/U1351/Y (NAND2X0_HVT)                  0.7077   1.0000            0.6010 &   2.9208 f
  I_RISC_CORE/n1286 (net)      3   3.8638 
  I_RISC_CORE/U1352/A4 (AO22X1_HVT)         0.3104   0.7077   1.0000   0.2096   0.2096 &   3.1304 f
  I_RISC_CORE/U1352/Y (AO22X1_HVT)                   0.1991   1.0000            0.8369 &   3.9674 f
  I_RISC_CORE/n1232 (net)      1   1.6640 
  I_RISC_CORE/U1353/A4 (NAND4X1_HVT)        0.0094   0.1991   1.0000   0.0065   0.0065 &   3.9739 f
  I_RISC_CORE/U1353/Y (NAND4X1_HVT)                  0.3537   1.0000            1.0203 &   4.9942 r
  I_RISC_CORE/n1233 (net)      1   6.0340 
  I_RISC_CORE/U1354/A2 (NAND2X0_HVT)        0.0972   0.3537   1.0000   0.0638   0.0642 &   5.0583 r
  I_RISC_CORE/U1354/Y (NAND2X0_HVT)                  0.3071   1.0000            0.4504 &   5.5087 f
  I_RISC_CORE/I_DATA_PATH_N12 (net)
                               1   0.8534 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0142   0.3071   1.0000   0.0098   0.0098 &   5.5185 f
  data arrival time                                                                        5.5185

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  clock reconvergence pessimism                                                 0.0553     3.0141
  clock uncertainty                                                            -0.1000     2.9141
  clock gating setup time                                     1.0000           -0.4690     2.4451
  data required time                                                                       2.4451
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4451
  data arrival time                                                                       -5.5185
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0734

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0279 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0279 

  slack (with derating applied) (VIOLATED)                                     -3.0734 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0733 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1341/A2 (NAND3X0_HVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1341/Y (NAND3X0_HVT)                  1.2365   1.0000            1.0427 &   4.3813 f
  I_RISC_CORE/n1347 (net)      5   4.5211 
  I_RISC_CORE/U1643/A (INVX0_HVT)           0.2001   1.2365   1.0000   0.1430   0.1430 &   4.5244 f
  I_RISC_CORE/U1643/Y (INVX0_HVT)                    0.7100   1.0000            1.1772 &   5.7015 r
  I_RISC_CORE/n1681 (net)      6   5.7785 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/EN (CGLPPRX2_LVT)
                                            0.1764   0.7100   1.0000   0.1200   0.1203 &   5.8218 r
  data arrival time                                                                        5.8218

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0006 &   3.0672 r
  clock reconvergence pessimism                                                 0.0553     3.1224
  clock uncertainty                                                            -0.1000     3.0224
  clock gating setup time                                     1.0000           -0.2648     2.7576
  data required time                                                                       2.7576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7576
  data arrival time                                                                       -5.8218
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0642

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0336 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0336 

  slack (with derating applied) (VIOLATED)                                     -3.0642 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0583 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1555/A3 (AO22X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1555/Y (AO22X1_HVT)                   0.2149   1.0000            0.5395 &   5.5992 f
  I_RISC_CORE/I_DATA_PATH_N52 (net)
                               1   2.2071 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/D (SDFFX2_RVT)
                                            0.0417   0.2149   1.0000   0.0285   0.0285 &   5.6278 f
  data arrival time                                                                        5.6278

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/CLK (SDFFX2_RVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0005 &   3.3043 r
  clock reconvergence pessimism                                                 0.0553     3.3595
  clock uncertainty                                                            -0.1000     3.2595
  library setup time                                          1.0000           -0.6527     2.6069
  data required time                                                                       2.6069
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6069
  data arrival time                                                                       -5.6278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0209

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.0209 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0026 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1520/A3 (AO22X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1520/Y (AO22X1_HVT)                   0.2010   1.0000            0.5273 &   5.5870 f
  I_RISC_CORE/I_DATA_PATH_N50 (net)
                               1   1.7691 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/D (SDFFX2_RVT)
                                            0.0419   0.2010   1.0000   0.0301   0.0301 &   5.6172 f
  data arrival time                                                                        5.6172

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_RVT)
                                            0.0000   0.1406   0.9500   0.0000   0.0005 &   3.3043 r
  clock reconvergence pessimism                                                 0.0553     3.3595
  clock uncertainty                                                            -0.1000     3.2595
  library setup time                                          1.0000           -0.6453     2.6142
  data required time                                                                       2.6142
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6142
  data arrival time                                                                       -5.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0029

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -3.0029 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9846 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4252   1.0000            1.0330 &   5.2657 r
  I_RISC_CORE/HFSNET_8 (net)   1   7.6643 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3123   0.4252   1.0000   0.2744   0.2747 &   5.5404 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.2896   1.0000            0.6129 &   6.1533 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  16.1342 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0283   0.2901   1.0000   0.0196   0.0222 &   6.1756 r
  data arrival time                                                                        6.1756

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0150     3.1793
  data required time                                                                       3.1793
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1793
  data arrival time                                                                       -6.1756
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9963

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.9963 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9814 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4252   1.0000            1.0330 &   5.2657 r
  I_RISC_CORE/HFSNET_8 (net)   1   7.6643 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3123   0.4252   1.0000   0.2744   0.2747 &   5.5404 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.2896   1.0000            0.6129 &   6.1533 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  16.1342 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0283   0.2897   1.0000   0.0196   0.0229 &   6.1762 r
  data arrival time                                                                        6.1762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0101     3.1918
  data required time                                                                       3.1918
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1918
  data arrival time                                                                       -6.1762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9845

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.9845 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9692 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4536   1.0000   0.0000   0.0004 &   3.7487 f
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3186   1.0000            0.4440 &   4.1927 r
  I_RISC_CORE/Rd_Instr (net)   3  42.9534 
  I_RISC_CORE/U1486/A1 (NOR2X4_HVT)         0.0061   0.3186   1.0000   0.0043   0.0051 &   4.1979 r
  I_RISC_CORE/U1486/Y (NOR2X4_HVT)                   0.2946   1.0000            0.8609 &   5.0588 f
  I_RISC_CORE/n1396 (net)     16  11.5627 
  I_RISC_CORE/U1522/A3 (AO22X1_HVT)         0.0000   0.2946   1.0000   0.0000   0.0010 &   5.0597 f
  I_RISC_CORE/U1522/Y (AO22X1_HVT)                   0.2084   1.0000            0.5346 &   5.5943 f
  I_RISC_CORE/I_DATA_PATH_N49 (net)
                               1   2.0070 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/D (SDFFX1_RVT)
                                            0.0000   0.2084   1.0000   0.0000   0.0000 &   5.5944 f
  data arrival time                                                                        5.5944

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1407   0.9500            0.3448 &   3.3038 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  14.8580 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX1_RVT)
                                            0.0000   0.1405   0.9500   0.0000   0.0004 &   3.3042 r
  clock reconvergence pessimism                                                 0.0553     3.3594
  clock uncertainty                                                            -0.1000     3.2594
  library setup time                                          1.0000           -0.6336     2.6258
  data required time                                                                       2.6258
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6258
  data arrival time                                                                       -5.5944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9686

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0461 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0461 

  slack (with derating applied) (VIOLATED)                                     -2.9686 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9502 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4240   1.0000            1.0320 &   5.2646 r
  I_RISC_CORE/HFSNET_4 (net)   1   7.5964 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2584   0.4240   1.0000   0.2125   0.2128 &   5.4775 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.2992   1.0000            0.6166 &   6.0941 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  17.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0325   0.2998   1.0000   0.0225   0.0257 &   6.1198 r
  data arrival time                                                                        6.1198

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0173     3.1769
  data required time                                                                       3.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1769
  data arrival time                                                                       -6.1198
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9429

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.9429 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9280 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4240   1.0000            1.0320 &   5.2646 r
  I_RISC_CORE/HFSNET_4 (net)   1   7.5964 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2584   0.4240   1.0000   0.2125   0.2128 &   5.4775 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.2992   1.0000            0.6166 &   6.0941 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  17.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0325   0.2993   1.0000   0.0225   0.0265 &   6.1206 r
  data arrival time                                                                        6.1206

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0124     3.1895
  data required time                                                                       3.1895
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1895
  data arrival time                                                                       -6.1206
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9311

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.9311 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.9158 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4201   1.0000            0.9352 &   5.1679 r
  I_RISC_CORE/HFSNET_9 (net)   1   6.5443 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1912   0.4201   1.0000   0.1454   0.1457 &   5.3136 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3098   1.0000            0.6193 &   5.9330 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  18.2323 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0791   0.3105   1.0000   0.0553   0.0586 &   5.9916 r
  data arrival time                                                                        5.9916

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0199     3.1743
  data required time                                                                       3.1743
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1743
  data arrival time                                                                       -5.9916
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8173

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.8173 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.8024 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4150   1.0000            0.9321 &   5.1648 r
  I_RISC_CORE/HFSNET_7 (net)   1   6.4071 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2404   0.4150   1.0000   0.1943   0.1946 &   5.3594 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.2978   1.0000            0.6092 &   5.9686 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  16.9729 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0249   0.2983   1.0000   0.0172   0.0203 &   5.9889 r
  data arrival time                                                                        5.9889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0170     3.1773
  data required time                                                                       3.1773
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1773
  data arrival time                                                                       -5.9889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8116

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.8116 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7967 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4201   1.0000            0.9352 &   5.1679 r
  I_RISC_CORE/HFSNET_9 (net)   1   6.5443 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1912   0.4201   1.0000   0.1454   0.1457 &   5.3136 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3098   1.0000            0.6193 &   5.9330 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  18.2323 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0791   0.3099   1.0000   0.0553   0.0593 &   5.9923 r
  data arrival time                                                                        5.9923

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0149     3.1869
  data required time                                                                       3.1869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1869
  data arrival time                                                                       -5.9923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8054

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.8054 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7901 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4150   1.0000            0.9321 &   5.1648 r
  I_RISC_CORE/HFSNET_7 (net)   1   6.4071 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2404   0.4150   1.0000   0.1943   0.1946 &   5.3594 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.2978   1.0000            0.6092 &   5.9686 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  16.9729 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0249   0.2979   1.0000   0.0172   0.0211 &   5.9896 r
  data arrival time                                                                        5.9896

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0120     3.1898
  data required time                                                                       3.1898
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1898
  data arrival time                                                                       -5.9896
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7998

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.7998 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7845 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.4977   1.0000            1.0833 &   5.3160 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  11.7365 
  I_RISC_CORE/gre_a_BUF_13_inst_7559/A (NBUFFX2_HVT)
                                            0.0000   0.4977   1.0000   0.0000   0.0009 &   5.3170 r
  I_RISC_CORE/gre_a_BUF_13_inst_7559/Y (NBUFFX2_HVT)
                                                     0.2681   1.0000            0.6363 &   5.9533 r
  I_RISC_CORE/gre_a_BUF_13_38 (net)
                               1   7.3707 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.2681   1.0000   0.0000   0.0005 &   5.9538 r
  data arrival time                                                                        5.9538

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0049     3.1969
  data required time                                                                       3.1969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1969
  data arrival time                                                                       -5.9538
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7568

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.7568 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7415 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.4848   1.0000            1.0745 &   5.3072 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  11.0114 
  I_RISC_CORE/gre_a_BUF_4_inst_7536/A (NBUFFX2_HVT)
                                            0.0000   0.4848   1.0000   0.0000   0.0009 &   5.3081 r
  I_RISC_CORE/gre_a_BUF_4_inst_7536/Y (NBUFFX2_HVT)
                                                     0.2794   1.0000            0.6331 &   5.9412 r
  I_RISC_CORE/gre_a_BUF_4_37 (net)
                               1   7.9796 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.2794   1.0000   0.0000   0.0005 &   5.9417 r
  data arrival time                                                                        5.9417

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0076     3.1942
  data required time                                                                       3.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1942
  data arrival time                                                                       -5.9417
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7475

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.7475 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7322 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[8] (SRAM2RW128x16)
                                                     0.1211   1.0000            0.1850 &   1.0993 r
  I_RISC_CORE/I_REG_FILE_data_out_C[8] (net)
                               1  11.3285 
  I_RISC_CORE/sram_fixcell_159/A (DELLN1X2_HVT)
                                            0.0944   0.1211   1.0000   0.0852   0.0858 &   1.1852 r
  I_RISC_CORE/sram_fixcell_159/Y (DELLN1X2_HVT)      0.1560   1.0000            1.7392 &   2.9244 r
  I_RISC_CORE/sram_fixnet_159 (net)
                               1   1.1117 
  I_RISC_CORE/U1523/B0 (HADDX2_HVT)         0.0000   0.1560   1.0000   0.0000   0.0000 &   2.9244 r
  I_RISC_CORE/U1523/SO (HADDX2_HVT)                  0.4593   1.0000            1.0914 &   4.0158 f
  I_RISC_CORE/n1831 (net)      2  11.4682 
  I_RISC_CORE/U1524/A1 (AND2X1_HVT)         0.1473   0.4593   1.0000   0.1063   0.1070 &   4.1228 f
  I_RISC_CORE/U1524/Y (AND2X1_HVT)                   0.1702   1.0000            0.6149 &   4.7377 f
  I_RISC_CORE/I_DATA_PATH_N21 (net)
                               1   1.3864 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/D (SDFFX2_HVT)
                                            0.0344   0.1702   1.0000   0.0241   0.0241 &   4.7618 f
  data arrival time                                                                        4.7618

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2343     2.0212
  data required time                                                                       2.0212
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0212
  data arrival time                                                                       -4.7618
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7406

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.7406 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7225 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[5] (SRAM2RW128x16)
                                                     0.1387   1.0000            0.1981 &   1.1124 r
  I_RISC_CORE/I_REG_FILE_data_out_C[5] (net)
                               1  13.4583 
  I_RISC_CORE/sram_fixcell_162/A (DELLN1X2_HVT)
                                            0.0879   0.1387   1.0000   0.0732   0.0742 &   1.1866 r
  I_RISC_CORE/sram_fixcell_162/Y (DELLN1X2_HVT)      0.1541   1.0000            1.7507 &   2.9373 r
  I_RISC_CORE/sram_fixnet_162 (net)
                               1   0.9923 
  I_RISC_CORE/U1527/B0 (HADDX1_HVT)         0.0000   0.1541   1.0000   0.0000   0.0000 &   2.9373 r
  I_RISC_CORE/U1527/SO (HADDX1_HVT)                  0.2706   1.0000            0.8148 &   3.7521 f
  I_RISC_CORE/n1830 (net)      1   1.7520 
  I_RISC_CORE/gre_a_BUF_66_inst_7520/A (NBUFFX16_HVT)
                                            0.0000   0.2706   1.0000   0.0000   0.0000 &   3.7521 f
  I_RISC_CORE/gre_a_BUF_66_inst_7520/Y (NBUFFX16_HVT)
                                                     0.2785   1.0000            0.4915 &   4.2436 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               3  57.8136 
  I_RISC_CORE/U1528/A1 (AND2X1_HVT)         0.0178   0.2818   1.0000   0.0123   0.0231 &   4.2666 f
  I_RISC_CORE/U1528/Y (AND2X1_HVT)                   0.1510   1.0000            0.4506 &   4.7173 f
  I_RISC_CORE/I_DATA_PATH_N18 (net)
                               1   0.8285 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/D (SDFFX1_HVT)
                                            0.0107   0.1510   1.0000   0.0074   0.0074 &   4.7247 f
  data arrival time                                                                        4.7247

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2008     2.0547
  data required time                                                                       2.0547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0547
  data arrival time                                                                       -4.7247
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6700

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.6700 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.6519 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[7] (SRAM2RW128x16)
                                                     0.1348   1.0000            0.1952 &   1.1095 r
  I_RISC_CORE/I_REG_FILE_data_out_C[7] (net)
                               1  12.9846 
  I_RISC_CORE/sram_fixcell_160/A (DELLN1X2_HVT)
                                            0.0632   0.1348   1.0000   0.0490   0.0498 &   1.1593 r
  I_RISC_CORE/sram_fixcell_160/Y (DELLN1X2_HVT)      0.1541   1.0000            1.7479 &   2.9072 r
  I_RISC_CORE/sram_fixnet_160 (net)
                               1   0.9984 
  I_RISC_CORE/U1607/B0 (HADDX1_HVT)         0.0000   0.1541   1.0000   0.0000   0.0000 &   2.9072 r
  I_RISC_CORE/U1607/SO (HADDX1_HVT)                  0.2764   1.0000            0.8217 &   3.7289 f
  I_RISC_CORE/n1833 (net)      1   1.9462 
  I_RISC_CORE/gre_a_BUF_66_inst_7519/A (NBUFFX16_HVT)
                                            0.0000   0.2764   1.0000   0.0000   0.0000 &   3.7289 f
  I_RISC_CORE/gre_a_BUF_66_inst_7519/Y (NBUFFX16_HVT)
                                                     0.2871   1.0000            0.4993 &   4.2282 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               3  60.7042 
  I_RISC_CORE/U1608/A1 (AND2X1_HVT)         0.0173   0.2900   1.0000   0.0120   0.0218 &   4.2501 f
  I_RISC_CORE/U1608/Y (AND2X1_HVT)                   0.1417   1.0000            0.4481 &   4.6981 f
  I_RISC_CORE/I_DATA_PATH_N20 (net)
                               1   0.5745 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/D (SDFFX2_HVT)
                                            0.0106   0.1417   1.0000   0.0074   0.0074 &   4.7055 f
  data arrival time                                                                        4.7055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2193     2.0361
  data required time                                                                       2.0361
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0361
  data arrival time                                                                       -4.7055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6694

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.6694 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.6513 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[9] (SRAM2RW128x16)
                                                     0.1210   1.0000            0.1850 &   1.0993 r
  I_RISC_CORE/I_REG_FILE_data_out_C[9] (net)
                               1  11.3203 
  I_RISC_CORE/sram_fixcell_158/A (DELLN1X2_HVT)
                                            0.0623   0.1210   1.0000   0.0496   0.0502 &   1.1495 r
  I_RISC_CORE/sram_fixcell_158/Y (DELLN1X2_HVT)      0.1565   1.0000            1.7396 &   2.8891 r
  I_RISC_CORE/sram_fixnet_158 (net)
                               1   1.1415 
  I_RISC_CORE/U1529/B0 (HADDX1_HVT)         0.0000   0.1565   1.0000   0.0000   0.0000 &   2.8891 r
  I_RISC_CORE/U1529/SO (HADDX1_HVT)                  0.2678   1.0000            0.8133 &   3.7024 f
  I_RISC_CORE/n1940 (net)      1   1.6694 
  I_RISC_CORE/gre_a_BUF_83_inst_7524/A (NBUFFX16_HVT)
                                            0.0000   0.2678   1.0000   0.0000   0.0000 &   3.7024 f
  I_RISC_CORE/gre_a_BUF_83_inst_7524/Y (NBUFFX16_HVT)
                                                     0.2856   1.0000            0.4927 &   4.1951 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               3  60.6337 
  I_RISC_CORE/U1530/A1 (AND2X1_HVT)         0.0168   0.2890   1.0000   0.0116   0.0220 &   4.2171 f
  I_RISC_CORE/U1530/Y (AND2X1_HVT)                   0.1582   1.0000            0.4637 &   4.6808 f
  I_RISC_CORE/I_DATA_PATH_N22 (net)
                               1   1.0258 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/D (SDFFX1_HVT)
                                            0.0178   0.1582   1.0000   0.0123   0.0123 &   4.6931 f
  data arrival time                                                                        4.6931

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2045     2.0509
  data required time                                                                       2.0509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0509
  data arrival time                                                                       -4.6931
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6422

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.6422 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.6241 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[15] (SRAM2RW128x16)
                                                     0.1028   1.0000            0.1715 &   1.0858 r
  I_RISC_CORE/I_REG_FILE_data_out_C[15] (net)
                               1   9.1430 
  I_RISC_CORE/sram_fixcell_152/A (DELLN1X2_HVT)
                                            0.0163   0.1028   1.0000   0.0116   0.0122 &   1.0980 r
  I_RISC_CORE/sram_fixcell_152/Y (DELLN1X2_HVT)      0.1631   1.0000            1.7318 &   2.8298 r
  I_RISC_CORE/sram_fixnet_152 (net)
                               1   1.5363 
  I_RISC_CORE/U1531/B0 (HADDX1_HVT)         0.0000   0.1631   1.0000   0.0000   0.0000 &   2.8298 r
  I_RISC_CORE/U1531/SO (HADDX1_HVT)                  0.2758   1.0000            0.8257 &   3.6555 f
  I_RISC_CORE/n1935 (net)      1   1.9153 
  I_RISC_CORE/gre_a_BUF_66_inst_7515/A (NBUFFX16_HVT)
                                            0.0000   0.2758   1.0000   0.0000   0.0000 &   3.6556 f
  I_RISC_CORE/gre_a_BUF_66_inst_7515/Y (NBUFFX16_HVT)
                                                     0.2860   1.0000            0.4990 &   4.1546 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               3  60.5094 
  I_RISC_CORE/U1532/A1 (AND2X1_HVT)         0.0000   0.2896   1.0000   0.0000   0.0136 &   4.1682 f
  I_RISC_CORE/U1532/Y (AND2X1_HVT)                   0.1424   1.0000            0.4484 &   4.6166 f
  I_RISC_CORE/I_DATA_PATH_N28 (net)
                               1   0.5930 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1424   1.0000   0.0000   0.0000 &   4.6166 f
  data arrival time                                                                        4.6166

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2197     2.0358
  data required time                                                                       2.0358
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0358
  data arrival time                                                                       -4.6166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5809

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.5809 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5627 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2731   1.0000            0.8767 &   3.2664 f
  I_RISC_CORE/n611 (net)       8   8.1664 
  I_RISC_CORE/U1456/A3 (AO21X1_HVT)         0.0082   0.2731   1.0000   0.0057   0.0063 &   3.2727 f
  I_RISC_CORE/U1456/Y (AO21X1_HVT)                   0.1826   1.0000            0.4454 &   3.7181 f
  I_RISC_CORE/n1290 (net)      1   0.8493 
  I_RISC_CORE/U1457/A3 (AND3X1_HVT)         0.0169   0.1826   1.0000   0.0117   0.0117 &   3.7298 f
  I_RISC_CORE/U1457/Y (AND3X1_HVT)                   0.2477   1.0000            0.5524 &   4.2822 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_RegB (net)
                               1   2.0690 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/D (SDFFARX1_HVT)
                                            0.0528   0.2477   1.0000   0.0369   0.0369 &   4.3191 f
  data arrival time                                                                        4.3191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0357   0.9500            0.0766 &   3.1492 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.6169 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0357   0.9500   0.0000   0.0000 &   3.1492 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0851   0.9500            0.0902 &   3.2394 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.6078 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                           -0.0038   0.0851   0.9500  -0.0037  -0.0034 &   3.2359 r
  clock reconvergence pessimism                                                 0.0553     3.2912
  clock uncertainty                                                            -0.1000     3.1912
  library setup time                                          1.0000           -1.4372     1.7539
  data required time                                                                       1.7539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7539
  data arrival time                                                                       -4.3191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5652

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0430 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0430 

  slack (with derating applied) (VIOLATED)                                     -2.5652 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5500 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3216   1.0000            0.8745 &   5.1072 r
  I_RISC_CORE/HFSNET_6 (net)   1   3.8901 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3216   1.0000   0.0000   0.0001 &   5.1073 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3619   1.0000            0.5700 &   5.6773 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  23.6140 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0374   0.3622   1.0000   0.0250   0.0322 &   5.7095 r
  data arrival time                                                                        5.7095

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0324     3.1618
  data required time                                                                       3.1618
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1618
  data arrival time                                                                       -5.7095
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5477

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.5477 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5328 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2731   1.0000            0.8767 &   3.2664 f
  I_RISC_CORE/n611 (net)       8   8.1664 
  I_RISC_CORE/U1449/A1 (OA221X1_HVT)        0.0082   0.2731   1.0000   0.0057   0.0063 &   3.2727 f
  I_RISC_CORE/U1449/Y (OA221X1_HVT)                  0.2761   1.0000            0.9829 &   4.2556 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_ALU (net)
                               1   0.9670 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/D (SDFFARX2_HVT)
                                            0.0167   0.2761   1.0000   0.0116   0.0116 &   4.2672 f
  data arrival time                                                                        4.2672

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0357   0.9500            0.0766 &   3.1492 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.6169 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0357   0.9500   0.0000   0.0000 &   3.1492 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0851   0.9500            0.0902 &   3.2394 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.6078 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                           -0.0038   0.0851   0.9500  -0.0037  -0.0034 &   3.2359 r
  clock reconvergence pessimism                                                 0.0553     3.2912
  clock uncertainty                                                            -0.1000     3.1912
  library setup time                                          1.0000           -1.4690     1.7222
  data required time                                                                       1.7222
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7222
  data arrival time                                                                       -4.2672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5450

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0430 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0430 

  slack (with derating applied) (VIOLATED)                                     -2.5450 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5298 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0831   1.0000            0.2620 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   4.6355 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   1.0015 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1661   1.0000            1.1712 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7042 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   2.1727 f
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2518   1.0000            0.4043 &   2.5770 f
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.6065 
  I_RISC_CORE/U1376/A2 (NAND2X0_HVT)        0.0178   0.2518   1.0000   0.0123   0.0129 &   2.5900 f
  I_RISC_CORE/U1376/Y (NAND2X0_HVT)                  0.4001   1.0000            0.3977 &   2.9876 r
  I_RISC_CORE/n1373 (net)      3   2.0269 
  I_RISC_CORE/U1377/A (INVX0_HVT)           0.0000   0.4001   1.0000   0.0000   0.0000 &   2.9876 r
  I_RISC_CORE/U1377/Y (INVX0_HVT)                    0.3526   1.0000            0.4582 &   3.4458 f
  I_RISC_CORE/n1287 (net)      5   4.4891 
  I_RISC_CORE/U1379/A1 (AND4X1_HVT)         0.0255   0.3526   1.0000   0.0177   0.0177 &   3.4636 f
  I_RISC_CORE/U1379/Y (AND4X1_HVT)                   0.3275   1.0000            0.7786 &   4.2422 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_N68 (net)
                               1   1.7750 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/D (SDFFARX1_HVT)
                                            0.0409   0.3275   1.0000   0.0285   0.0286 &   4.2708 f
  data arrival time                                                                        4.2708

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0295   0.9500            0.0600 &   3.1191 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.6281 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0295   0.9500   0.0000   0.0000 &   3.1191 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0282   0.9500            0.0522 &   3.1713 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.6159 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0282   0.9500   0.0000   0.0000 &   3.1713 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0834   0.9500            0.0861 &   3.2574 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.3643 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0834   0.9500   0.0000   0.0001 &   3.2575 r
  clock reconvergence pessimism                                                 0.0553     3.3128
  clock uncertainty                                                            -0.1000     3.2128
  library setup time                                          1.0000           -1.4827     1.7301
  data required time                                                                       1.7301
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7301
  data arrival time                                                                       -4.2708
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5407

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0437 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0437 

  slack (with derating applied) (VIOLATED)                                     -2.5407 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5248 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3216   1.0000            0.8745 &   5.1072 r
  I_RISC_CORE/HFSNET_6 (net)   1   3.8901 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3216   1.0000   0.0000   0.0001 &   5.1073 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3619   1.0000            0.5700 &   5.6773 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  23.6140 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0374   0.3622   1.0000   0.0251   0.0329 &   5.7102 r
  data arrival time                                                                        5.7102

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1570_5612/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0070 &   3.0885 r
  I_RISC_CORE/ZCTSBUF_1570_5612/Y (NBUFFX4_LVT)      0.1279   0.9500            0.1531 &   3.2417 r
  I_RISC_CORE/ZCTSNET_119 (net)
                               1  20.3507 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1281   0.9500   0.0000   0.0049 &   3.2466 r
  clock reconvergence pessimism                                                 0.0553     3.3018
  clock uncertainty                                                            -0.1000     3.2018
  library setup time                                          1.0000           -0.0274     3.1744
  data required time                                                                       3.1744
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1744
  data arrival time                                                                       -5.7102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5358

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0431 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0431 

  slack (with derating applied) (VIOLATED)                                     -2.5358 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5205 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[10] (SRAM2RW128x16)
                                                     0.1088   1.0000            0.1759 &   1.0902 r
  I_RISC_CORE/I_REG_FILE_data_out_C[10] (net)
                               1   9.8509 
  I_RISC_CORE/sram_fixcell_157/A (DELLN1X2_HVT)
                                            0.0518   0.1088   1.0000   0.0398   0.0403 &   1.1305 r
  I_RISC_CORE/sram_fixcell_157/Y (DELLN1X2_HVT)      0.1568   1.0000            1.7305 &   2.8610 r
  I_RISC_CORE/sram_fixnet_157 (net)
                               1   1.1532 
  I_RISC_CORE/U1533/B0 (HADDX2_HVT)         0.0000   0.1568   1.0000   0.0000   0.0000 &   2.8610 r
  I_RISC_CORE/U1533/SO (HADDX2_HVT)                  0.4509   1.0000            1.0857 &   3.9468 f
  I_RISC_CORE/n1939 (net)      2  10.9434 
  I_RISC_CORE/U1534/A1 (AND2X1_HVT)         0.0000   0.4509   1.0000   0.0000   0.0007 &   3.9475 f
  I_RISC_CORE/U1534/Y (AND2X1_HVT)                   0.1618   1.0000            0.6005 &   4.5480 f
  I_RISC_CORE/I_DATA_PATH_N23 (net)
                               1   1.1348 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/D (SDFFX1_HVT)
                                            0.0156   0.1618   1.0000   0.0108   0.0108 &   4.5588 f
  data arrival time                                                                        4.5588

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2064     2.0490
  data required time                                                                       2.0490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0490
  data arrival time                                                                       -4.5588
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.5098 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.4917 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4250 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8860 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9545 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5228 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0468   0.3943   1.0000   0.0325   0.0333 &   3.5561 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1669 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1676 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4319   1.0000            0.6221 &   4.7897 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  15.5952 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.1658   0.4328   1.0000   0.1406   0.1431 &   4.9329 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.3698   1.0000            0.6392 &   5.5720 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  12.5591 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (SRAM2RW128x16)
                                            0.0888   0.3698   1.0000   0.0639   0.0648 &   5.6369 r
  data arrival time                                                                        5.6369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0343     3.1600
  data required time                                                                       3.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1600
  data arrival time                                                                       -5.6369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4769

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.4769 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.4620 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4250 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8860 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9545 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5228 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0468   0.3943   1.0000   0.0325   0.0333 &   3.5561 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1669 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1676 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4319   1.0000            0.6221 &   4.7897 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  15.5952 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.1658   0.4328   1.0000   0.1406   0.1431 &   4.9329 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.3698   1.0000            0.6392 &   5.5720 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  12.5591 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (SRAM2RW128x16)
                                            0.0888   0.3698   1.0000   0.0639   0.0648 &   5.6369 r
  data arrival time                                                                        5.6369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0343     3.1600
  data required time                                                                       3.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1600
  data arrival time                                                                       -5.6369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4769

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.4769 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.4620 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[6] (SRAM2RW128x16)
                                                     0.1003   1.0000            0.1697 &   1.0840 r
  I_RISC_CORE/I_REG_FILE_data_out_C[6] (net)
                               1   8.8484 
  I_RISC_CORE/sram_fixcell_161/A (DELLN1X2_HVT)
                                            0.0179   0.1004   1.0000   0.0125   0.0132 &   1.0972 r
  I_RISC_CORE/sram_fixcell_161/Y (DELLN1X2_HVT)      0.1618   1.0000            1.7287 &   2.8258 r
  I_RISC_CORE/sram_fixnet_161 (net)
                               1   1.4532 
  I_RISC_CORE/U1613/B0 (HADDX2_HVT)         0.0000   0.1618   1.0000   0.0000   0.0000 &   2.8259 r
  I_RISC_CORE/U1613/SO (HADDX2_HVT)                  0.4211   1.0000            1.0658 &   3.8917 f
  I_RISC_CORE/n1941 (net)      2   8.9817 
  I_RISC_CORE/U1614/A1 (AND2X1_HVT)         0.0395   0.4211   1.0000   0.0274   0.0279 &   3.9195 f
  I_RISC_CORE/U1614/Y (AND2X1_HVT)                   0.1526   1.0000            0.5673 &   4.4868 f
  I_RISC_CORE/I_DATA_PATH_N19 (net)
                               1   0.8724 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.1526   1.0000   0.0000   0.0000 &   4.4868 f
  data arrival time                                                                        4.4868

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2016     2.0538
  data required time                                                                       2.0538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0538
  data arrival time                                                                       -4.4868
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4330

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.4330 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.4149 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0066   0.1823   1.0000   0.0046   0.0061 &   4.4329 f
  data arrival time                                                                        4.4329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2498     2.0124
  data required time                                                                       2.0124
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0124
  data arrival time                                                                       -4.4329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4205

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -2.4205 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.4020 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0066   0.1826   1.0000   0.0046   0.0052 &   4.4320 f
  data arrival time                                                                        4.4320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2487     2.0149
  data required time                                                                       2.0149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0149
  data arrival time                                                                       -4.4320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4171

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -2.4171 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3986 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0066   0.1823   1.0000   0.0046   0.0061 &   4.4329 f
  data arrival time                                                                        4.4329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2472     2.0173
  data required time                                                                       2.0173
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0173
  data arrival time                                                                       -4.4329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4156

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -2.4156 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3970 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0066   0.1823   1.0000   0.0046   0.0058 &   4.4326 f
  data arrival time                                                                        4.4326

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2446     2.0223
  data required time                                                                       2.0223
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0223
  data arrival time                                                                       -4.4326
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4103

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -2.4103 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3916 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0066   0.1822   1.0000   0.0046   0.0061 &   4.4329 f
  data arrival time                                                                        4.4329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2442     2.0230
  data required time                                                                       2.0230
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0230
  data arrival time                                                                       -4.4329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4099

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -2.4099 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3912 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0067   0.1825   1.0000   0.0046   0.0063 &   4.4331 f
  data arrival time                                                                        4.4331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2435     2.0240
  data required time                                                                       2.0240
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0240
  data arrival time                                                                       -4.4331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4091

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -2.4091 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3903 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0066   0.1825   1.0000   0.0046   0.0063 &   4.4331 f
  data arrival time                                                                        4.4331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2424     2.0259
  data required time                                                                       2.0259
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0259
  data arrival time                                                                       -4.4331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4072

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -2.4072 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3884 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4299 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4299 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8724 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/U1332/A1 (AND2X1_HVT)         0.0115   0.2485   1.0000   0.0080   0.0093 &   2.8817 r
  I_RISC_CORE/U1332/Y (AND2X1_HVT)                   0.1737   1.0000            0.4570 &   3.3387 r
  I_RISC_CORE/n1227 (net)      2   1.3990 
  I_RISC_CORE/U1335/A2 (NAND4X0_RVT)        0.0000   0.1737   1.0000   0.0000   0.0000 &   3.3387 r
  I_RISC_CORE/U1335/Y (NAND4X0_RVT)                  0.2046   1.0000            0.2387 &   3.5774 f
  I_RISC_CORE/n1222 (net)      1   1.0599 
  I_RISC_CORE/U1336/S0 (MUX21X1_RVT)        0.0000   0.2046   1.0000   0.0000   0.0000 &   3.5774 f
  I_RISC_CORE/U1336/Y (MUX21X1_RVT)                  0.1560   1.0000            0.5027 &   4.0801 f
  I_RISC_CORE/n1224 (net)      1   1.2863 
  I_RISC_CORE/HFSBUF_32210_1950/A (NBUFFX8_HVT)
                                            0.0000   0.1560   1.0000   0.0000   0.0000 &   4.0801 f
  I_RISC_CORE/HFSBUF_32210_1950/Y (NBUFFX8_HVT)      0.1820   1.0000            0.3467 &   4.4268 f
  I_RISC_CORE/PSW[2] (net)    10  15.5592 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0066   0.1820   1.0000   0.0046   0.0058 &   4.4326 f
  data arrival time                                                                        4.4326

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2426     2.0258
  data required time                                                                       2.0258
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0258
  data arrival time                                                                       -4.4326
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4068

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -2.4068 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3880 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1439/A2 (AND2X1_HVT)         0.0000   0.4544   1.0000   0.0000   0.0032 &   3.7515 f
  I_RISC_CORE/U1439/Y (AND2X1_HVT)                   0.1435   1.0000            0.5992 &   4.3506 f
  I_RISC_CORE/I_DATA_PATH_N16 (net)
                               1   0.6224 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/D (SDFFX2_HVT)
                                            0.0127   0.1435   1.0000   0.0088   0.0088 &   4.3594 f
  data arrival time                                                                        4.3594

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2203     2.0352
  data required time                                                                       2.0352
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0352
  data arrival time                                                                       -4.3594
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.3242 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1509/A2 (AND2X1_HVT)         0.0000   0.4546   1.0000   0.0000   0.0034 &   3.7517 f
  I_RISC_CORE/U1509/Y (AND2X1_HVT)                   0.1607   1.0000            0.6168 &   4.3684 f
  I_RISC_CORE/I_DATA_PATH_N25 (net)
                               1   1.1013 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.1607   1.0000   0.0000   0.0000 &   4.3684 f
  data arrival time                                                                        4.3684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2059     2.0496
  data required time                                                                       2.0496
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0496
  data arrival time                                                                       -4.3684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3189

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.3189 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3007 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1612/A2 (AND2X1_HVT)         0.0000   0.4546   1.0000   0.0000   0.0034 &   3.7517 f
  I_RISC_CORE/U1612/Y (AND2X1_HVT)                   0.1427   1.0000            0.5985 &   4.3502 f
  I_RISC_CORE/I_DATA_PATH_N26 (net)
                               1   0.6013 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/D (SDFFX2_HVT)
                                            0.0000   0.1427   1.0000   0.0000   0.0000 &   4.3502 f
  data arrival time                                                                        4.3502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2198     2.0356
  data required time                                                                       2.0356
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0356
  data arrival time                                                                       -4.3502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3146

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.3146 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.2965 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1610/A2 (AND2X1_HVT)         0.0000   0.4547   1.0000   0.0000   0.0034 &   3.7517 f
  I_RISC_CORE/U1610/Y (AND2X1_HVT)                   0.1419   1.0000            0.5977 &   4.3494 f
  I_RISC_CORE/I_DATA_PATH_N24 (net)
                               1   0.5787 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1419   1.0000   0.0000   0.0000 &   4.3494 f
  data arrival time                                                                        4.3494

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.2194     2.0360
  data required time                                                                       2.0360
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0360
  data arrival time                                                                       -4.3494
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3133

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.3133 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.2952 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1526/A2 (AND2X1_HVT)         0.0000   0.4546   1.0000   0.0000   0.0033 &   3.7516 f
  I_RISC_CORE/U1526/Y (AND2X1_HVT)                   0.1438   1.0000            0.5996 &   4.3512 f
  I_RISC_CORE/I_DATA_PATH_N27 (net)
                               1   0.6321 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/D (SDFFX1_HVT)
                                            0.0185   0.1438   1.0000   0.0129   0.0129 &   4.3642 f
  data arrival time                                                                        4.3642

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.1970     2.0584
  data required time                                                                       2.0584
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0584
  data arrival time                                                                       -4.3642
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3057

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.3057 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.2876 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1441/A2 (AND2X1_HVT)         0.0000   0.4545   1.0000   0.0000   0.0032 &   3.7515 f
  I_RISC_CORE/U1441/Y (AND2X1_HVT)                   0.1396   1.0000            0.5952 &   4.3468 f
  I_RISC_CORE/I_DATA_PATH_N17 (net)
                               1   0.5169 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/D (SDFFX1_HVT)
                                            0.0000   0.1396   1.0000   0.0000   0.0000 &   4.3468 f
  data arrival time                                                                        4.3468

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -1.1948     2.0607
  data required time                                                                       2.0607
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0607
  data arrival time                                                                       -4.3468
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2861

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.2861 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.2680 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[0] (SRAM2RW128x16)
                                                     0.1110   1.0000            0.1776 &   1.0919 r
  I_RISC_CORE/I_REG_FILE_data_out_C[0] (net)
                               1  10.1245 
  I_RISC_CORE/sram_fixcell_167/A (DELLN1X2_HVT)
                                            0.0558   0.1111   1.0000   0.0433   0.0439 &   1.1358 r
  I_RISC_CORE/sram_fixcell_167/Y (DELLN1X2_HVT)      0.1593   1.0000            1.7345 &   2.8703 r
  I_RISC_CORE/sram_fixnet_167 (net)
                               1   1.3058 
  I_RISC_CORE/U1446/B0 (HADDX2_HVT)         0.0000   0.1593   1.0000   0.0000   0.0000 &   2.8703 r
  I_RISC_CORE/U1446/SO (HADDX2_HVT)                  0.2871   1.0000            0.9147 &   3.7850 f
  I_RISC_CORE/copt_gre_net_1715 (net)
                               1   0.7560 
  I_RISC_CORE/copt_gre_mt_inst_7590/A (NBUFFX2_HVT)
                                            0.0000   0.2871   1.0000   0.0000   0.0000 &   3.7850 f
  I_RISC_CORE/copt_gre_mt_inst_7590/Y (NBUFFX2_HVT)
                                                     0.3534   1.0000            0.5562 &   4.3412 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2  12.7879 
  I_RISC_CORE/U1447/A1 (AND2X1_HVT)         0.0000   0.3540   1.0000   0.0000   0.0022 &   4.3434 f
  I_RISC_CORE/U1447/Y (AND2X1_HVT)                   0.1447   1.0000            0.5039 &   4.8473 f
  I_RISC_CORE/I_DATA_PATH_N13 (net)
                               1   0.6548 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/D (SDFFX2_RVT)
                                            0.0070   0.1447   1.0000   0.0048   0.0048 &   4.8521 f
  data arrival time                                                                        4.8521

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_RVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -0.6175     2.6380
  data required time                                                                       2.6380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6380
  data arrival time                                                                       -4.8521
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2142

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -2.2142 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.1960 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.4977   1.0000            1.0833 &   5.3160 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  11.7365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.4977   1.0000   0.0000   0.0009 &   5.3170 r
  data arrival time                                                                        5.3170

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0653     3.1289
  data required time                                                                       3.1289
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1289
  data arrival time                                                                       -5.3170
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1880

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.1880 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.1731 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5097 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5097 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0211 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0333 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7208 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7210 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.1952 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2327 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.4848   1.0000            1.0745 &   5.3072 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  11.0114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.4848   1.0000   0.0000   0.0009 &   5.3081 r
  data arrival time                                                                        5.3081

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0622     3.1321
  data required time                                                                       3.1321
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1321
  data arrival time                                                                       -5.3081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1760

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -2.1760 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.1611 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/U1606/A1 (NAND2X0_HVT)        0.0000   0.4683   1.0000   0.0000   0.0035 &   3.7274 r
  I_RISC_CORE/U1606/Y (NAND2X0_HVT)                  0.5467   1.0000            0.6228 &   4.3501 f
  I_RISC_CORE/I_DATA_PATH_N48 (net)
                               1   2.6740 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/EN (CGLPPRX8_LVT)
                                            0.1540   0.5467   1.0000   0.1094   0.1095 &   4.4596 f
  data arrival time                                                                        4.4596

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9590 r
  clock reconvergence pessimism                                                 0.0553     3.0142
  clock uncertainty                                                            -0.1000     2.9142
  clock gating setup time                                     1.0000           -0.6069     2.3073
  data required time                                                                       2.3073
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3073
  data arrival time                                                                       -4.4596
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1524

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0279 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0279 

  slack (with derating applied) (VIOLATED)                                     -2.1524 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.1522 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0013 &   0.6126 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0981   1.0000            0.1346 &   0.7473 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  29.3432 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0099 &   0.7572 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1113   1.0000            0.1562 &   0.9134 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1113   1.0000   0.0000   0.0009 &   0.9143 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[2] (SRAM2RW128x16)
                                                     0.0973   1.0000            0.1674 &   1.0817 r
  I_RISC_CORE/I_REG_FILE_data_out_C[2] (net)
                               1   8.4699 
  I_RISC_CORE/sram_fixcell_165/A (DELLN1X2_HVT)
                                            0.0112   0.0973   1.0000   0.0080   0.0085 &   1.0902 r
  I_RISC_CORE/sram_fixcell_165/Y (DELLN1X2_HVT)      0.1611   1.0000            1.7257 &   2.8159 r
  I_RISC_CORE/sram_fixnet_165 (net)
                               1   1.4122 
  I_RISC_CORE/U1444/B0 (HADDX2_HVT)         0.0000   0.1611   1.0000   0.0000   0.0000 &   2.8159 r
  I_RISC_CORE/U1444/SO (HADDX2_HVT)                  0.4964   1.0000            1.1203 &   3.9362 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2  13.7390 
  I_RISC_CORE/U1445/A1 (AND2X1_HVT)         0.1133   0.4970   1.0000   0.0802   0.0832 &   4.0194 f
  I_RISC_CORE/U1445/Y (AND2X1_HVT)                   0.1512   1.0000            0.6284 &   4.6478 f
  I_RISC_CORE/I_DATA_PATH_N15 (net)
                               1   0.8325 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/D (SDFFX1_RVT)
                                            0.0000   0.1512   1.0000   0.0000   0.0000 &   4.6478 f
  data arrival time                                                                        4.6478

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -0.6052     2.6502
  data required time                                                                       2.6502
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6502
  data arrival time                                                                       -4.6478
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9976

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -1.9976 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.9795 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2048   1.0000            0.3225 &   2.7122 f
  I_RISC_CORE/n1624 (net)      2   1.5297 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0000   0.2048   1.0000   0.0000   0.0000 &   2.7122 f
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4672   1.0000            1.0117 &   3.7239 r
  I_RISC_CORE/n1395 (net)     20  27.1483 
  I_RISC_CORE/HFSINV_344_1291/A (INVX8_HVT)
                                            0.0000   0.4672   1.0000   0.0000   0.0004 &   3.7243 r
  I_RISC_CORE/HFSINV_344_1291/Y (INVX8_HVT)          0.3398   1.0000            0.4578 &   4.1821 f
  I_RISC_CORE/Rd_Instr (net)   3  42.8325 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0124   0.3402   1.0000   0.0086   0.0138 &   4.1958 f
  data arrival time                                                                        4.1958

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0002 &   2.9562 r
  clock reconvergence pessimism                                                 0.0553     3.0115
  clock uncertainty                                                            -0.1000     2.9115
  clock gating setup time                                     1.0000           -0.4882     2.4233
  data required time                                                                       2.4233
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4233
  data arrival time                                                                       -4.1958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7725

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0278 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0278 

  slack (with derating applied) (VIOLATED)                                     -1.7725 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.7725 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0031 &   1.0536 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/QN (DFFASX1_HVT)
                                                     0.5269   1.0000            1.3037 &   2.3573 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   4.9951 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/A (NBUFFX2_HVT)
                                            0.2229   0.5269   1.0000   0.1550   0.1551 &   2.5124 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/Y (NBUFFX2_HVT)
                                                     0.3072   1.0000            0.6774 &   3.1898 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_40 (net)
                               1   9.2906 
  I_SDRAM_TOP/I_SDRAM_IF/U15564/A4 (AO22X1_RVT)
                                            0.0571   0.3072   1.0000   0.0410   0.0417 &   3.2315 r
  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y (AO22X1_RVT)       0.0956   1.0000            0.3337 &   3.5653 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   1.1170 
  U679/A (NBUFFX4_RVT)                      0.0000   0.0956   1.0000   0.0000   0.0000 &   3.5653 r
  U679/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1831 &   3.7483 r
  sd_DQ_out[16] (net)          1  10.9225 
  sd_DQ_out[16] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.7485 r
  data arrival time                                                                        3.7485

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.7485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7414

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.7414 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.7223 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1203/A (INVX0_HVT)           0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1203/Y (INVX0_HVT)                    0.2150   1.0000            0.3414 &   2.6004 r
  I_RISC_CORE/n1624 (net)      2   1.5664 
  I_RISC_CORE/U1320/A3 (NAND3X4_HVT)        0.0200   0.2150   1.0000   0.0144   0.0144 &   2.6148 r
  I_RISC_CORE/U1320/Y (NAND3X4_HVT)                  0.4536   1.0000            1.1335 &   3.7483 f
  I_RISC_CORE/n1395 (net)     20  26.5304 
  I_RISC_CORE/U1443/A2 (AND2X1_HVT)         0.0000   0.4542   1.0000   0.0000   0.0035 &   3.7518 f
  I_RISC_CORE/U1443/Y (AND2X1_HVT)                   0.1428   1.0000            0.5983 &   4.3501 f
  I_RISC_CORE/I_DATA_PATH_N14 (net)
                               1   0.6029 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/D (SDFFX2_RVT)
                                            0.0000   0.1428   1.0000   0.0000   0.0000 &   4.3501 f
  data arrival time                                                                        4.3501

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0029 &   2.9589 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1368   0.9500            0.3413 &   3.3002 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  13.3872 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)
                                            0.0000   0.1368   0.9500   0.0000   0.0000 &   3.3002 r
  clock reconvergence pessimism                                                 0.0553     3.3554
  clock uncertainty                                                            -0.1000     3.2554
  library setup time                                          1.0000           -0.6165     2.6390
  data required time                                                                       2.6390
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6390
  data arrival time                                                                       -4.3501
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7111

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0459 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0459 

  slack (with derating applied) (VIOLATED)                                     -1.7111 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6930 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1362 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2208 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8067 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2590   1.0000   0.0629   0.0723 &   4.8790 r
  data arrival time                                                                        4.8790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0074     3.1868
  data required time                                                                       3.1868
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1868
  data arrival time                                                                       -4.8790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6922

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6922 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6773 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1362 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2208 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8067 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2590   1.0000   0.0629   0.0723 &   4.8790 r
  data arrival time                                                                        4.8790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0074     3.1868
  data required time                                                                       3.1868
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1868
  data arrival time                                                                       -4.8790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6922

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6922 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6773 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1362 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2208 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8067 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2591   1.0000   0.0629   0.0721 &   4.8788 r
  data arrival time                                                                        4.8788

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0074     3.1868
  data required time                                                                       3.1868
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1868
  data arrival time                                                                       -4.8788
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6919

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6919 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6771 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1362 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2208 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8067 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2591   1.0000   0.0629   0.0720 &   4.8787 r
  data arrival time                                                                        4.8787

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0074     3.1868
  data required time                                                                       3.1868
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1868
  data arrival time                                                                       -4.8787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6919

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6919 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6770 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0557 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/QN (DFFASX1_HVT)
                                                     0.4826   1.0000            1.2490 &   2.3047 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.3668 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/A (NBUFFX2_HVT)
                                            0.0576   0.4826   1.0000   0.0408   0.0409 &   2.3456 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/Y (NBUFFX2_HVT)
                                                     0.3617   1.0000            0.6728 &   3.0184 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_54 (net)
                               1  12.1273 
  I_SDRAM_TOP/I_SDRAM_IF/U15569/A4 (AO22X1_RVT)
                                            0.1652   0.3618   1.0000   0.1258   0.1269 &   3.1453 r
  I_SDRAM_TOP/I_SDRAM_IF/U15569/Y (AO22X1_RVT)       0.1021   1.0000            0.3623 &   3.5076 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   1.2368 
  U666/A (NBUFFX4_RVT)                      0.0000   0.1021   1.0000   0.0000   0.0000 &   3.5076 r
  U666/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1874 &   3.6950 r
  sd_DQ_out[11] (net)          1  10.9780 
  sd_DQ_out[11] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.6952 r
  data arrival time                                                                        3.6952

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6952
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6881

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6881 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6690 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3612   1.0000            1.4495 &   2.3874 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.1055 
  I_RISC_CORE/U1350/A (INVX0_HVT)           0.0230   0.3612   1.0000   0.0160   0.0163 &   2.4038 r
  I_RISC_CORE/U1350/Y (INVX0_HVT)                    0.2769   1.0000            0.3842 &   2.7880 f
  I_RISC_CORE/net15705 (net)   4   3.1661 
  I_RISC_CORE/U1380/A2 (AO22X1_HVT)         0.0000   0.2769   1.0000   0.0000   0.0000 &   2.7880 f
  I_RISC_CORE/U1380/Y (AO22X1_HVT)                   0.1774   1.0000            0.7161 &   3.5041 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N6 (net)
                               1   1.0099 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/D (SDFFARX1_HVT)
                                            0.0203   0.1774   1.0000   0.0140   0.0140 &   3.5182 f
  data arrival time                                                                        3.5182

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0295   0.9500            0.0600 &   3.1191 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.6281 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0295   0.9500   0.0000   0.0000 &   3.1191 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0282   0.9500            0.0522 &   3.1713 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.6159 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0282   0.9500   0.0000   0.0000 &   3.1713 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0834   0.9500            0.0861 &   3.2574 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.3643 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0834   0.9500   0.0000   0.0001 &   3.2575 r
  clock reconvergence pessimism                                                 0.0804     3.3379
  clock uncertainty                                                            -0.1000     3.2379
  library setup time                                          1.0000           -1.4014     1.8365
  data required time                                                                       1.8365
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8365
  data arrival time                                                                       -3.5182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6817

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0437 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0437 

  slack (with derating applied) (VIOLATED)                                     -1.6817 
  clock reconvergence pessimism (due to derating)                              -0.0436 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6817 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/QN (DFFASX1_HVT)
                                                     0.4944   1.0000            1.2670 &   2.3212 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   3.8188 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/A (NBUFFX2_HVT)
                                            0.1280   0.4944   1.0000   0.0907   0.0908 &   2.4120 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/Y (NBUFFX2_HVT)
                                                     0.3214   1.0000            0.6615 &   3.0735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_42 (net)
                               1  10.0862 
  I_SDRAM_TOP/I_SDRAM_IF/U15580/A4 (AO22X1_RVT)
                                            0.1153   0.3214   1.0000   0.0777   0.0785 &   3.1520 r
  I_SDRAM_TOP/I_SDRAM_IF/U15580/Y (AO22X1_RVT)       0.0970   1.0000            0.3390 &   3.4910 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   1.0298 
  U671/A (NBUFFX4_RVT)                      0.0000   0.0970   1.0000   0.0000   0.0000 &   3.4910 r
  U671/Y (NBUFFX4_RVT)                               0.1185   1.0000            0.1836 &   3.6746 r
  sd_DQ_out[0] (net)           1  10.8354 
  sd_DQ_out[0] (out)                        0.0000   0.1185   1.0000   0.0000   0.0002 &   3.6748 r
  data arrival time                                                                        3.6748

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6748
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6676

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6676 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6486 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0037 &   1.0555 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/QN (DFFASX1_HVT)
                                                     0.4713   1.0000            1.2303 &   2.2858 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   2.9343 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/A (NBUFFX2_HVT)
                                            0.0603   0.4713   1.0000   0.0421   0.0421 &   2.3279 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/Y (NBUFFX2_HVT)
                                                     0.3817   1.0000            0.6742 &   3.0021 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_53 (net)
                               1  13.1396 
  I_SDRAM_TOP/I_SDRAM_IF/U15563/A4 (AO22X1_RVT)
                                            0.1460   0.3817   1.0000   0.1068   0.1081 &   3.1102 r
  I_SDRAM_TOP/I_SDRAM_IF/U15563/Y (AO22X1_RVT)       0.1027   1.0000            0.3745 &   3.4847 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   1.3708 
  U664/A (NBUFFX4_RVT)                      0.0000   0.1027   1.0000   0.0000   0.0000 &   3.4847 r
  U664/Y (NBUFFX4_RVT)                               0.1193   1.0000            0.1878 &   3.6725 r
  sd_DQ_out[17] (net)          1  10.9663 
  sd_DQ_out[17] (out)                       0.0000   0.1193   1.0000   0.0000   0.0002 &   3.6726 r
  data arrival time                                                                        3.6726

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6655

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6655 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6465 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFASX1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0034 &   1.0552 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/QN (DFFASX1_HVT)
                                                     0.4941   1.0000            1.2680 &   2.3233 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   3.8046 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/A (NBUFFX2_HVT)
                                            0.0748   0.4941   1.0000   0.0511   0.0511 &   2.3744 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/Y (NBUFFX2_HVT)
                                                     0.3506   1.0000            0.6758 &   3.0502 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_44 (net)
                               1  11.5570 
  I_SDRAM_TOP/I_SDRAM_IF/U15571/A4 (AO22X1_RVT)
                                            0.0997   0.3506   1.0000   0.0719   0.0730 &   3.1232 r
  I_SDRAM_TOP/I_SDRAM_IF/U15571/Y (AO22X1_RVT)       0.0939   1.0000            0.3531 &   3.4762 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   1.0327 
  U654/A (NBUFFX4_RVT)                      0.0000   0.0939   1.0000   0.0000   0.0000 &   3.4763 r
  U654/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1826 &   3.6588 r
  sd_DQ_out[9] (net)           1  11.0899 
  sd_DQ_out[9] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.6590 r
  data arrival time                                                                        3.6590

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6519

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6519 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6329 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0556 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/QN (DFFASX1_HVT)
                                                     0.4622   1.0000            1.2151 &   2.2708 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.5843 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/A (NBUFFX2_HVT)
                                            0.1021   0.4622   1.0000   0.0725   0.0725 &   2.3433 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/Y (NBUFFX2_HVT)
                                                     0.3599   1.0000            0.6564 &   2.9997 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_48 (net)
                               1  12.0488 
  I_SDRAM_TOP/I_SDRAM_IF/U15561/A4 (AO22X1_RVT)
                                            0.1514   0.3599   1.0000   0.1112   0.1123 &   3.1120 r
  I_SDRAM_TOP/I_SDRAM_IF/U15561/Y (AO22X1_RVT)       0.0995   1.0000            0.3590 &   3.4709 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   1.1065 
  U662/A (NBUFFX4_RVT)                      0.0000   0.0995   1.0000   0.0000   0.0000 &   3.4709 r
  U662/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1860 &   3.6570 r
  sd_DQ_out[19] (net)          1  11.0594 
  sd_DQ_out[19] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.6571 r
  data arrival time                                                                        3.6571

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6500

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6500 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6310 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0041 &   1.0559 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/QN (DFFASX1_HVT)
                                                     0.4691   1.0000            1.2267 &   2.2826 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   2.8508 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/A (NBUFFX2_HVT)
                                            0.0607   0.4691   1.0000   0.0437   0.0437 &   2.3263 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/Y (NBUFFX2_HVT)
                                                     0.3596   1.0000            0.6615 &   2.9878 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_51 (net)
                               1  12.0306 
  I_SDRAM_TOP/I_SDRAM_IF/U15565/A4 (AO22X1_RVT)
                                            0.1590   0.3596   1.0000   0.1186   0.1197 &   3.1075 r
  I_SDRAM_TOP/I_SDRAM_IF/U15565/Y (AO22X1_RVT)       0.0981   1.0000            0.3587 &   3.4662 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   1.0973 
  U659/A (NBUFFX4_RVT)                      0.0000   0.0981   1.0000   0.0000   0.0000 &   3.4662 r
  U659/Y (NBUFFX4_RVT)                               0.1227   1.0000            0.1868 &   3.6530 r
  sd_DQ_out[15] (net)          1  11.5357 
  sd_DQ_out[15] (out)                       0.0000   0.1227   1.0000   0.0000   0.0003 &   3.6533 r
  data arrival time                                                                        3.6533

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6533
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6462

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6462 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6271 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0186 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0704 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7164 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0974   0.4078   1.0000   0.0701   0.0797 &   4.7961 r
  data arrival time                                                                        4.7961

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0435     3.1507
  data required time                                                                       3.1507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1507
  data arrival time                                                                       -4.7961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6453

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6453 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6304 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0186 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0704 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7164 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0974   0.4078   1.0000   0.0701   0.0797 &   4.7960 r
  data arrival time                                                                        4.7960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0435     3.1507
  data required time                                                                       3.1507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1507
  data arrival time                                                                       -4.7960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6453

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6453 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6304 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0186 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0704 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7164 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0973   0.4078   1.0000   0.0701   0.0794 &   4.7958 r
  data arrival time                                                                        4.7958

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0435     3.1507
  data required time                                                                       3.1507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1507
  data arrival time                                                                       -4.7958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6450

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6450 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6301 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0186 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0704 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7164 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0973   0.4078   1.0000   0.0701   0.0794 &   4.7957 r
  data arrival time                                                                        4.7957

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0435     3.1507
  data required time                                                                       3.1507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1507
  data arrival time                                                                       -4.7957
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6450

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6450 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6301 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/QN (DFFASX1_HVT)
                                                     0.4962   1.0000            1.2699 &   2.3241 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   3.8854 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/A (NBUFFX2_HVT)
                                            0.1578   0.4962   1.0000   0.1056   0.1056 &   2.4297 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/Y (NBUFFX2_HVT)
                                                     0.3055   1.0000            0.6548 &   3.0845 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_20 (net)
                               1   9.2817 
  I_SDRAM_TOP/I_SDRAM_IF/U15556/A4 (AO22X1_RVT)
                                            0.0520   0.3055   1.0000   0.0373   0.0380 &   3.1225 r
  I_SDRAM_TOP/I_SDRAM_IF/U15556/Y (AO22X1_RVT)       0.0948   1.0000            0.3306 &   3.4531 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   0.9927 
  U674/A (NBUFFX4_RVT)                      0.0000   0.0948   1.0000   0.0000   0.0000 &   3.4531 r
  U674/Y (NBUFFX4_RVT)                               0.1185   1.0000            0.1823 &   3.6354 r
  sd_DQ_out[24] (net)          1  10.8457 
  sd_DQ_out[24] (out)                       0.0000   0.1185   1.0000   0.0000   0.0002 &   3.6356 r
  data arrival time                                                                        3.6356

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.6356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6284

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.6284 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6094 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6125 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6138 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1460 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1462 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4754 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0080   0.3253   1.0000   0.0056   0.0056 &   3.4810 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2590 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7119 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.7990 r
  data arrival time                                                                        4.7990

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0201     3.1742
  data required time                                                                       3.1742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1742
  data arrival time                                                                       -4.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6248 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6099 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6125 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6138 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1460 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1462 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4754 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0080   0.3253   1.0000   0.0056   0.0056 &   3.4810 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2590 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7119 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.7990 r
  data arrival time                                                                        4.7990

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0201     3.1742
  data required time                                                                       3.1742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1742
  data arrival time                                                                       -4.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6248 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6099 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6125 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6138 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1460 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1462 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4754 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0080   0.3253   1.0000   0.0056   0.0056 &   3.4810 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2590 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7119 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.7990 r
  data arrival time                                                                        4.7990

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0201     3.1742
  data required time                                                                       3.1742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1742
  data arrival time                                                                       -4.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6248 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6099 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6125 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6138 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1460 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1462 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4754 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0080   0.3253   1.0000   0.0056   0.0056 &   3.4810 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2590 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2601 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7119 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.7990 r
  data arrival time                                                                        4.7990

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0201     3.1742
  data required time                                                                       3.1742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1742
  data arrival time                                                                       -4.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6248 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.6099 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0200 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1263 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7004 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.1210   0.2804   1.0000   0.0802   0.0925 &   4.7929 r
  data arrival time                                                                        4.7929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0126     3.1816
  data required time                                                                       3.1816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1816
  data arrival time                                                                       -4.7929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6113

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6113 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5964 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0200 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1263 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7004 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.1210   0.2804   1.0000   0.0802   0.0925 &   4.7929 r
  data arrival time                                                                        4.7929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0126     3.1816
  data required time                                                                       3.1816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1816
  data arrival time                                                                       -4.7929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6113

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6113 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5964 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0200 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1263 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7004 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.1207   0.2805   1.0000   0.0800   0.0908 &   4.7912 r
  data arrival time                                                                        4.7912

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0126     3.1816
  data required time                                                                       3.1816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1816
  data arrival time                                                                       -4.7912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6096

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6096 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5947 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0200 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1263 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7004 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.1207   0.2805   1.0000   0.0799   0.0907 &   4.7911 r
  data arrival time                                                                        4.7911

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0126     3.1816
  data required time                                                                       3.1816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1816
  data arrival time                                                                       -4.7911
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6095

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.6095 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5946 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   3.9975 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0250 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6402 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0983 &   4.7385 r
  data arrival time                                                                        4.7385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0417     3.1525
  data required time                                                                       3.1525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1525
  data arrival time                                                                       -4.7385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5860

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5860 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5711 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   3.9975 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0250 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6402 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0983 &   4.7385 r
  data arrival time                                                                        4.7385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0417     3.1525
  data required time                                                                       3.1525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1525
  data arrival time                                                                       -4.7385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5860

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5860 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5711 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   3.9975 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0250 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6402 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0982 &   4.7384 r
  data arrival time                                                                        4.7384

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0417     3.1525
  data required time                                                                       3.1525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1525
  data arrival time                                                                       -4.7384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5859

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5859 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5710 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   3.9975 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0250 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6402 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0982 &   4.7384 r
  data arrival time                                                                        4.7384

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0417     3.1525
  data required time                                                                       3.1525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1525
  data arrival time                                                                       -4.7384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5858

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5858 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5709 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0125 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0128 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6421 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.1305   0.3888   1.0000   0.0897   0.0978 &   4.7400 r
  data arrival time                                                                        4.7400

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0389     3.1553
  data required time                                                                       3.1553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1553
  data arrival time                                                                       -4.7400
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5846 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5697 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0125 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0128 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6421 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.1305   0.3888   1.0000   0.0897   0.0978 &   4.7400 r
  data arrival time                                                                        4.7400

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0389     3.1553
  data required time                                                                       3.1553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1553
  data arrival time                                                                       -4.7400
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5846 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5697 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0125 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0128 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6421 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.1304   0.3888   1.0000   0.0897   0.0978 &   4.7399 r
  data arrival time                                                                        4.7399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0389     3.1553
  data required time                                                                       3.1553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1553
  data arrival time                                                                       -4.7399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5846 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5697 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0125 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0128 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6421 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.1304   0.3888   1.0000   0.0897   0.0978 &   4.7399 r
  data arrival time                                                                        4.7399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0389     3.1553
  data required time                                                                       3.1553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1553
  data arrival time                                                                       -4.7399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5846 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5697 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFASX1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0034 &   1.0552 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/QN (DFFASX1_HVT)
                                                     0.4774   1.0000            1.2404 &   2.2956 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   3.1662 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/A (NBUFFX2_HVT)
                                            0.1366   0.4774   1.0000   0.0898   0.0899 &   2.3854 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/Y (NBUFFX2_HVT)
                                                     0.3544   1.0000            0.6652 &   3.0506 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_56 (net)
                               1  11.7657 
  I_SDRAM_TOP/I_SDRAM_IF/U15575/A4 (AO22X1_RVT)
                                            0.0000   0.3544   1.0000   0.0000   0.0012 &   3.0518 r
  I_SDRAM_TOP/I_SDRAM_IF/U15575/Y (AO22X1_RVT)       0.0913   1.0000            0.3534 &   3.4051 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.9546 
  U657/A (NBUFFX4_RVT)                      0.0000   0.0913   1.0000   0.0000   0.0000 &   3.4051 r
  U657/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1809 &   3.5860 r
  sd_DQ_out[5] (net)           1  11.0863 
  sd_DQ_out[5] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.5862 r
  data arrival time                                                                        3.5862

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5791

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5791 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5601 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0029 &   1.0547 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/QN (DFFASX1_HVT)
                                                     0.4508   1.0000            1.1962 &   2.2509 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.1479 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/A (NBUFFX2_HVT)
                                            0.1245   0.4508   1.0000   0.0817   0.0817 &   2.3326 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/Y (NBUFFX2_HVT)
                                                     0.3453   1.0000            0.6405 &   2.9731 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_48 (net)
                               1  11.3313 
  I_SDRAM_TOP/I_SDRAM_IF/U15549/A4 (AO22X1_RVT)
                                            0.0000   0.3453   1.0000   0.0000   0.0012 &   2.9743 r
  I_SDRAM_TOP/I_SDRAM_IF/U15549/Y (AO22X1_RVT)       0.1228   1.0000            0.3714 &   3.3457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   2.1843 
  U598/A (NBUFFX4_RVT)                      0.0435   0.1228   1.0000   0.0314   0.0315 &   3.3771 r
  U598/Y (NBUFFX4_RVT)                               0.1306   1.0000            0.2072 &   3.5843 r
  sd_DQ_out[31] (net)          1  12.8045 
  sd_DQ_out[31] (out)                       0.0000   0.1306   1.0000   0.0000   0.0005 &   3.5848 r
  data arrival time                                                                        3.5848

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5777

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5777 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5586 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0030 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0583 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6753 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7273 r
  data arrival time                                                                        4.7273

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0392     3.1551
  data required time                                                                       3.1551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1551
  data arrival time                                                                       -4.7273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5723

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5723 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5574 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0030 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0583 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6753 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7273 r
  data arrival time                                                                        4.7273

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0392     3.1551
  data required time                                                                       3.1551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1551
  data arrival time                                                                       -4.7273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5722

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5722 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5574 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0030 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0583 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6753 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7273 r
  data arrival time                                                                        4.7273

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0392     3.1551
  data required time                                                                       3.1551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1551
  data arrival time                                                                       -4.7273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5722

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5722 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5573 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0030 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0583 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6753 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7273 r
  data arrival time                                                                        4.7273

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0392     3.1551
  data required time                                                                       3.1551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1551
  data arrival time                                                                       -4.7273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5722

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5722 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5573 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0487 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/QN (DFFASX1_HVT)
                                                     0.4564   1.0000            1.1984 &   2.2471 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.3681 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/A (NBUFFX2_HVT)
                                            0.0323   0.4564   1.0000   0.0226   0.0226 &   2.2697 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/Y (NBUFFX2_HVT)
                                                     0.3573   1.0000            0.6508 &   2.9205 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_51 (net)
                               1  11.9261 
  I_SDRAM_TOP/I_SDRAM_IF/U15562/A4 (AO22X1_RVT)
                                            0.1535   0.3573   1.0000   0.1154   0.1165 &   3.0370 r
  I_SDRAM_TOP/I_SDRAM_IF/U15562/Y (AO22X1_RVT)       0.0923   1.0000            0.3535 &   3.3905 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.8957 
  U680/A (NBUFFX4_RVT)                      0.0000   0.0923   1.0000   0.0000   0.0000 &   3.3905 r
  U680/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1816 &   3.5721 r
  sd_DQ_out[18] (net)          1  11.0962 
  sd_DQ_out[18] (out)                       0.0000   0.1200   1.0000   0.0000   0.0002 &   3.5723 r
  data arrival time                                                                        3.5723

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5723
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5651

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5651 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5461 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFASX1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0034 &   1.0552 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/QN (DFFASX1_HVT)
                                                     0.4959   1.0000            1.2709 &   2.3262 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   3.8719 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/A (NBUFFX2_HVT)
                                            0.0000   0.4959   1.0000   0.0000   0.0001 &   2.3263 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/Y (NBUFFX2_HVT)
                                                     0.3623   1.0000            0.6830 &   3.0093 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_41 (net)
                               1  12.1472 
  I_SDRAM_TOP/I_SDRAM_IF/U15579/A4 (AO22X1_RVT)
                                            0.0195   0.3623   1.0000   0.0135   0.0147 &   3.0240 r
  I_SDRAM_TOP/I_SDRAM_IF/U15579/Y (AO22X1_RVT)       0.0969   1.0000            0.3616 &   3.3856 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   1.1831 
  U661/A (NBUFFX4_RVT)                      0.0000   0.0969   1.0000   0.0000   0.0000 &   3.3856 r
  U661/Y (NBUFFX4_RVT)                               0.1201   1.0000            0.1845 &   3.5701 r
  sd_DQ_out[1] (net)           1  11.1077 
  sd_DQ_out[1] (out)                        0.0000   0.1201   1.0000   0.0000   0.0002 &   3.5703 r
  data arrival time                                                                        3.5703

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5703
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5632

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5632 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5441 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0031 &   1.0536 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/QN (DFFASX1_HVT)
                                                     0.4738   1.0000            1.2328 &   2.2864 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.0299 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/A (NBUFFX2_HVT)
                                            0.1111   0.4738   1.0000   0.0752   0.0752 &   2.3616 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/Y (NBUFFX2_HVT)
                                                     0.3380   1.0000            0.6542 &   3.0159 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_53 (net)
                               1  10.9430 
  I_SDRAM_TOP/I_SDRAM_IF/U15554/A4 (AO22X1_RVT)
                                            0.0087   0.3380   1.0000   0.0060   0.0071 &   3.0229 r
  I_SDRAM_TOP/I_SDRAM_IF/U15554/Y (AO22X1_RVT)       0.1028   1.0000            0.3526 &   3.3756 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   1.3346 
  U673/A (NBUFFX4_RVT)                      0.0081   0.1028   1.0000   0.0056   0.0056 &   3.3812 r
  U673/Y (NBUFFX4_RVT)                               0.1197   1.0000            0.1881 &   3.5693 r
  sd_DQ_out[26] (net)          1  11.0263 
  sd_DQ_out[26] (out)                       0.0000   0.1197   1.0000   0.0000   0.0002 &   3.5695 r
  data arrival time                                                                        3.5695

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5695
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5623

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5623 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5433 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/QN (DFFASX1_HVT)
                                                     0.4899   1.0000            1.2595 &   2.3137 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   3.6450 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/A (NBUFFX2_HVT)
                                            0.1109   0.4899   1.0000   0.0748   0.0749 &   2.3886 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/Y (NBUFFX2_HVT)
                                                     0.2990   1.0000            0.6468 &   3.0354 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_46 (net)
                               1   8.9645 
  I_SDRAM_TOP/I_SDRAM_IF/U15576/A4 (AO22X1_RVT)
                                            0.0106   0.2990   1.0000   0.0073   0.0081 &   3.0435 r
  I_SDRAM_TOP/I_SDRAM_IF/U15576/Y (AO22X1_RVT)       0.0930   1.0000            0.3273 &   3.3708 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   0.9860 
  U681/A (NBUFFX4_RVT)                      0.0000   0.0930   1.0000   0.0000   0.0000 &   3.3708 r
  U681/Y (NBUFFX4_RVT)                               0.1181   1.0000            0.1809 &   3.5517 r
  sd_DQ_out[4] (net)           1  10.7764 
  sd_DQ_out[4] (out)                        0.0000   0.1181   1.0000   0.0000   0.0002 &   3.5518 r
  data arrival time                                                                        3.5518

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5447

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5447 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5257 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0239 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.0945 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6676 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0449   0.0555 &   4.7231 r
  data arrival time                                                                        4.7231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0097     3.1845
  data required time                                                                       3.1845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1845
  data arrival time                                                                       -4.7231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5385

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5385 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5236 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0239 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.0945 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6676 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0449   0.0554 &   4.7230 r
  data arrival time                                                                        4.7230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0097     3.1845
  data required time                                                                       3.1845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1845
  data arrival time                                                                       -4.7230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5385

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5385 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5236 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0239 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.0945 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6676 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0448   0.0554 &   4.7230 r
  data arrival time                                                                        4.7230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0097     3.1845
  data required time                                                                       3.1845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1845
  data arrival time                                                                       -4.7230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5385

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5385 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5236 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0239 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.0945 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6676 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0448   0.0554 &   4.7230 r
  data arrival time                                                                        4.7230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0097     3.1845
  data required time                                                                       3.1845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1845
  data arrival time                                                                       -4.7230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5384

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5384 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5236 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0487 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/QN (DFFASX1_HVT)
                                                     0.4511   1.0000            1.1895 &   2.2382 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.1641 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/A (NBUFFX2_HVT)
                                            0.1057   0.4511   1.0000   0.0740   0.0740 &   2.3122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/Y (NBUFFX2_HVT)
                                                     0.3652   1.0000            0.6507 &   2.9629 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_19 (net)
                               1  12.3258 
  I_SDRAM_TOP/I_SDRAM_IF/U15566/A4 (AO22X1_RVT)
                                            0.0562   0.3652   1.0000   0.0378   0.0391 &   3.0020 r
  I_SDRAM_TOP/I_SDRAM_IF/U15566/Y (AO22X1_RVT)       0.0934   1.0000            0.3558 &   3.3578 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.8271 
  U682/A (NBUFFX4_RVT)                      0.0000   0.0934   1.0000   0.0000   0.0000 &   3.3578 r
  U682/Y (NBUFFX4_RVT)                               0.1193   1.0000            0.1818 &   3.5396 r
  sd_DQ_out[14] (net)          1  10.9698 
  sd_DQ_out[14] (out)                       0.0000   0.1193   1.0000   0.0000   0.0002 &   3.5398 r
  data arrival time                                                                        3.5398

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5398
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5326

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5326 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5136 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0486 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/QN (DFFASX1_HVT)
                                                     0.4634   1.0000            1.2100 &   2.2586 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   2.6359 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/A (NBUFFX2_HVT)
                                            0.1033   0.4634   1.0000   0.0730   0.0730 &   2.3316 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/Y (NBUFFX2_HVT)
                                                     0.3504   1.0000            0.6526 &   2.9842 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_54 (net)
                               1  11.5723 
  I_SDRAM_TOP/I_SDRAM_IF/U15570/A4 (AO22X1_RVT)
                                            0.0193   0.3504   1.0000   0.0134   0.0145 &   2.9987 r
  I_SDRAM_TOP/I_SDRAM_IF/U15570/Y (AO22X1_RVT)       0.0974   1.0000            0.3551 &   3.3538 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.1458 
  U669/A (NBUFFX4_RVT)                      0.0000   0.0974   1.0000   0.0000   0.0000 &   3.3538 r
  U669/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1842 &   3.5380 r
  sd_DQ_out[10] (net)          1  10.9218 
  sd_DQ_out[10] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.5382 r
  data arrival time                                                                        3.5382

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5310

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5310 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5120 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0196 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6286 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.1042   0.2766   1.0000   0.0725   0.0842 &   4.7128 r
  data arrival time                                                                        4.7128

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0117     3.1825
  data required time                                                                       3.1825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1825
  data arrival time                                                                       -4.7128
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5303

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5303 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5154 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0196 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6286 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.1042   0.2766   1.0000   0.0725   0.0842 &   4.7128 r
  data arrival time                                                                        4.7128

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0117     3.1825
  data required time                                                                       3.1825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1825
  data arrival time                                                                       -4.7128
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5303

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5303 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5154 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0196 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6286 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.1040   0.2767   1.0000   0.0723   0.0826 &   4.7112 r
  data arrival time                                                                        4.7112

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0117     3.1825
  data required time                                                                       3.1825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1825
  data arrival time                                                                       -4.7112
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5286

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5286 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5137 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0196 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6286 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.1040   0.2767   1.0000   0.0723   0.0826 &   4.7112 r
  data arrival time                                                                        4.7112

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0117     3.1825
  data required time                                                                       3.1825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1825
  data arrival time                                                                       -4.7112
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5286

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5286 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5137 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0037 &   1.0556 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/QN (DFFASX1_HVT)
                                                     0.4696   1.0000            1.2274 &   2.2830 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.8680 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/A (NBUFFX2_HVT)
                                            0.0553   0.4696   1.0000   0.0371   0.0372 &   2.3201 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/Y (NBUFFX2_HVT)
                                                     0.3464   1.0000            0.6553 &   2.9754 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_20 (net)
                               1  11.3664 
  I_SDRAM_TOP/I_SDRAM_IF/U15567/A4 (AO22X1_RVT)
                                            0.0365   0.3464   1.0000   0.0246   0.0256 &   3.0010 r
  I_SDRAM_TOP/I_SDRAM_IF/U15567/Y (AO22X1_RVT)       0.0936   1.0000            0.3514 &   3.3524 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   1.0479 
  U656/A (NBUFFX4_RVT)                      0.0000   0.0936   1.0000   0.0000   0.0000 &   3.3524 r
  U656/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1831 &   3.5355 r
  sd_DQ_out[13] (net)          1  11.2967 
  sd_DQ_out[13] (out)                       0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5357 r
  data arrival time                                                                        3.5357

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5286

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5286 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0486 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/QN (DFFASX1_HVT)
                                                     0.4482   1.0000            1.1847 &   2.2333 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.0528 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/A (NBUFFX2_HVT)
                                            0.0755   0.4482   1.0000   0.0517   0.0517 &   2.2850 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/Y (NBUFFX2_HVT)
                                                     0.3812   1.0000            0.6565 &   2.9416 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_48 (net)
                               1  13.1340 
  I_SDRAM_TOP/I_SDRAM_IF/U15574/A4 (AO22X1_RVT)
                                            0.0460   0.3812   1.0000   0.0319   0.0333 &   2.9749 r
  I_SDRAM_TOP/I_SDRAM_IF/U15574/Y (AO22X1_RVT)       0.0938   1.0000            0.3664 &   3.3413 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   0.9623 
  U670/A (NBUFFX4_RVT)                      0.0000   0.0938   1.0000   0.0000   0.0000 &   3.3413 r
  U670/Y (NBUFFX4_RVT)                               0.1203   1.0000            0.1827 &   3.5240 r
  sd_DQ_out[6] (net)           1  11.1389 
  sd_DQ_out[6] (out)                        0.0000   0.1203   1.0000   0.0000   0.0002 &   3.5242 r
  data arrival time                                                                        3.5242

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5171

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5171 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4980 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0022 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0465 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6536 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0194 &   4.6730 r
  data arrival time                                                                        4.6730

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0349     3.1594
  data required time                                                                       3.1594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1594
  data arrival time                                                                       -4.6730
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5136

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5136 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4987 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0022 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0465 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6536 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0194 &   4.6730 r
  data arrival time                                                                        4.6730

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0349     3.1594
  data required time                                                                       3.1594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1594
  data arrival time                                                                       -4.6730
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5136

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5136 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4987 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0022 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0465 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6536 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0193 &   4.6730 r
  data arrival time                                                                        4.6730

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0349     3.1594
  data required time                                                                       3.1594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1594
  data arrival time                                                                       -4.6730
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5136

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5136 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4987 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0022 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0465 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6536 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0193 &   4.6729 r
  data arrival time                                                                        4.6729

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0349     3.1594
  data required time                                                                       3.1594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1594
  data arrival time                                                                       -4.6729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5136

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5136 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4987 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0162 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0633 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6293 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0813   0.2743   1.0000   0.0547   0.0668 &   4.6961 r
  data arrival time                                                                        4.6961

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0111     3.1831
  data required time                                                                       3.1831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1831
  data arrival time                                                                       -4.6961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5130

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5130 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4981 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0162 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0633 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6293 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0813   0.2743   1.0000   0.0547   0.0668 &   4.6961 r
  data arrival time                                                                        4.6961

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0111     3.1831
  data required time                                                                       3.1831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1831
  data arrival time                                                                       -4.6961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5129

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5129 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4980 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3612   1.0000            1.4495 &   2.3874 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.1055 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0230   0.3612   1.0000   0.0160   0.0163 &   2.4038 r
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2845   1.0000            0.6691 &   3.0728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.3453 
  I_RISC_CORE/U1450/A2 (AND3X1_HVT)         0.0188   0.2845   1.0000   0.0130   0.0131 &   3.0859 r
  I_RISC_CORE/U1450/Y (AND3X1_HVT)                   0.2991   1.0000            0.7705 &   3.8564 r
  I_RISC_CORE/Latch_Result (net)
                               2   3.4123 
  I_RISC_CORE/U1451/A1 (AND2X1_HVT)         0.0747   0.2991   1.0000   0.0470   0.0471 &   3.9035 r
  I_RISC_CORE/U1451/Y (AND2X1_HVT)                   0.1665   1.0000            0.4797 &   4.3832 r
  I_RISC_CORE/Latch_Flags (net)
                               1   1.0639 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0242   0.1665   1.0000   0.0174   0.0174 &   4.4006 r
  data arrival time                                                                        4.4006

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  clock reconvergence pessimism                                                 0.0553     3.1278
  clock uncertainty                                                            -0.1000     3.0278
  clock gating setup time                                     1.0000           -0.1387     2.8891
  data required time                                                                       2.8891
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8891
  data arrival time                                                                       -4.4006
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5116

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0340 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0340 

  slack (with derating applied) (VIOLATED)                                     -1.5116 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.5053 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0162 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0633 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6293 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0811   0.2743   1.0000   0.0545   0.0651 &   4.6944 r
  data arrival time                                                                        4.6944

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0111     3.1831
  data required time                                                                       3.1831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1831
  data arrival time                                                                       -4.6944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5113

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5113 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4964 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0162 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0633 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6293 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0811   0.2743   1.0000   0.0545   0.0651 &   4.6944 r
  data arrival time                                                                        4.6944

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0111     3.1831
  data required time                                                                       3.1831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1831
  data arrival time                                                                       -4.6944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5113

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5113 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4964 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   3.9969 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0356 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5837 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.1267   0.2890   1.0000   0.0887   0.1016 &   4.6852 r
  data arrival time                                                                        4.6852

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0147     3.1795
  data required time                                                                       3.1795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1795
  data arrival time                                                                       -4.6852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5057

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5057 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4908 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   3.9969 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0356 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5837 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.1267   0.2890   1.0000   0.0887   0.1016 &   4.6852 r
  data arrival time                                                                        4.6852

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0147     3.1795
  data required time                                                                       3.1795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1795
  data arrival time                                                                       -4.6852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5057

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5057 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4908 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   3.9969 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0356 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5837 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.1264   0.2890   1.0000   0.0885   0.0999 &   4.6835 r
  data arrival time                                                                        4.6835

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0147     3.1795
  data required time                                                                       3.1795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1795
  data arrival time                                                                       -4.6835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5040

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5040 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4891 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0069 &   3.2984 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   3.9969 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0356 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5837 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.1264   0.2890   1.0000   0.0885   0.0999 &   4.6835 r
  data arrival time                                                                        4.6835

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0147     3.1795
  data required time                                                                       3.1795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1795
  data arrival time                                                                       -4.6835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5040

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.5040 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4891 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFASX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0031 &   1.0536 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/QN (DFFASX1_HVT)
                                                     0.4766   1.0000            1.2375 &   2.2911 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.1370 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/A (NBUFFX4_HVT)
                                            0.0444   0.4766   1.0000   0.0318   0.0318 &   2.3229 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/Y (NBUFFX4_HVT)
                                                     0.2910   1.0000            0.6532 &   2.9760 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_17 (net)
                               1  16.2702 
  I_SDRAM_TOP/I_SDRAM_IF/U15550/A4 (AO22X1_RVT)
                                            0.0434   0.2918   1.0000   0.0268   0.0291 &   3.0051 r
  I_SDRAM_TOP/I_SDRAM_IF/U15550/Y (AO22X1_RVT)       0.0924   1.0000            0.3230 &   3.3281 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.9478 
  U601/A (NBUFFX4_RVT)                      0.0000   0.0924   1.0000   0.0000   0.0000 &   3.3281 r
  U601/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1817 &   3.5098 r
  sd_DQ_out[30] (net)          1  11.1252 
  sd_DQ_out[30] (out)                       0.0000   0.1202   1.0000   0.0000   0.0002 &   3.5100 r
  data arrival time                                                                        3.5100

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5029

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.5029 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4838 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0165 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0719 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6295 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0668   0.2565   1.0000   0.0427   0.0528 &   4.6823 r
  data arrival time                                                                        4.6823

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0068     3.1874
  data required time                                                                       3.1874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1874
  data arrival time                                                                       -4.6823
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4949

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4949 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4800 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0165 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0719 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6295 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0667   0.2565   1.0000   0.0427   0.0528 &   4.6823 r
  data arrival time                                                                        4.6823

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0068     3.1874
  data required time                                                                       3.1874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1874
  data arrival time                                                                       -4.6823
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4949

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4949 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4800 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0165 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0719 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6295 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0667   0.2565   1.0000   0.0427   0.0518 &   4.6812 r
  data arrival time                                                                        4.6812

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0068     3.1874
  data required time                                                                       3.1874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1874
  data arrival time                                                                       -4.6812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4938

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4938 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4789 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0557 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/QN (DFFASX1_HVT)
                                                     0.4691   1.0000            1.2265 &   2.2822 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.8476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/A (NBUFFX2_HVT)
                                            0.0312   0.4691   1.0000   0.0217   0.0218 &   2.3040 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/Y (NBUFFX2_HVT)
                                                     0.3379   1.0000            0.6506 &   2.9546 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_45 (net)
                               1  10.9391 
  I_SDRAM_TOP/I_SDRAM_IF/U15577/A4 (AO22X1_RVT)
                                            0.0285   0.3379   1.0000   0.0197   0.0207 &   2.9752 r
  I_SDRAM_TOP/I_SDRAM_IF/U15577/Y (AO22X1_RVT)       0.0941   1.0000            0.3431 &   3.3184 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.8492 
  U668/A (NBUFFX4_RVT)                      0.0000   0.0941   1.0000   0.0000   0.0000 &   3.3184 r
  U668/Y (NBUFFX4_RVT)                               0.1191   1.0000            0.1821 &   3.5005 r
  sd_DQ_out[3] (net)           1  10.9384 
  sd_DQ_out[3] (out)                        0.0000   0.1191   1.0000   0.0000   0.0002 &   3.5007 r
  data arrival time                                                                        3.5007

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.5007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4935

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4935 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4745 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0165 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0719 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6295 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0666   0.2565   1.0000   0.0426   0.0514 &   4.6809 r
  data arrival time                                                                        4.6809

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0068     3.1874
  data required time                                                                       3.1874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1874
  data arrival time                                                                       -4.6809
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4935

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4935 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4786 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0068 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0149 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0152 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5828 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0908 &   4.6737 r
  data arrival time                                                                        4.6737

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0129     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.6737
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4923

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4923 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4774 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0068 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0149 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0152 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5828 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0908 &   4.6736 r
  data arrival time                                                                        4.6736

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0129     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.6736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4922

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4922 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4774 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0068 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0149 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0152 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5828 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0907 &   4.6735 r
  data arrival time                                                                        4.6735

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0129     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.6735
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4922

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4922 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4773 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0096   0.3521   1.0000   0.0066   0.0068 &   3.2983 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0149 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0152 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5828 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0907 &   4.6735 r
  data arrival time                                                                        4.6735

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0129     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.6735
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4921

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4921 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4772 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0037 &   1.0556 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/QN (DFFASX1_HVT)
                                                     0.4664   1.0000            1.2222 &   2.2778 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   2.7473 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/A (NBUFFX2_HVT)
                                            0.0000   0.4664   1.0000   0.0000   0.0000 &   2.2778 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/Y (NBUFFX2_HVT)
                                                     0.3282   1.0000            0.6437 &   2.9216 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_52 (net)
                               1  10.4552 
  I_SDRAM_TOP/I_SDRAM_IF/U15573/A4 (AO22X1_RVT)
                                            0.0499   0.3282   1.0000   0.0344   0.0353 &   2.9569 r
  I_SDRAM_TOP/I_SDRAM_IF/U15573/Y (AO22X1_RVT)       0.0976   1.0000            0.3456 &   3.3025 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.2099 
  U667/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.3025 r
  U667/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1849 &   3.4874 r
  sd_DQ_out[7] (net)           1  11.0867 
  sd_DQ_out[7] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.4876 r
  data arrival time                                                                        3.4876

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4876
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4805

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4805 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4614 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0486 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/QN (DFFASX1_HVT)
                                                     0.4516   1.0000            1.1903 &   2.2390 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   2.1833 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/A (NBUFFX2_HVT)
                                            0.0402   0.4516   1.0000   0.0272   0.0272 &   2.2662 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/Y (NBUFFX2_HVT)
                                                     0.3562   1.0000            0.6466 &   2.9127 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_43 (net)
                               1  11.8735 
  I_SDRAM_TOP/I_SDRAM_IF/U15578/A4 (AO22X1_RVT)
                                            0.0445   0.3562   1.0000   0.0319   0.0331 &   2.9459 r
  I_SDRAM_TOP/I_SDRAM_IF/U15578/Y (AO22X1_RVT)       0.0931   1.0000            0.3539 &   3.2997 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.9403 
  U675/A (NBUFFX4_RVT)                      0.0000   0.0931   1.0000   0.0000   0.0000 &   3.2998 r
  U675/Y (NBUFFX4_RVT)                               0.1208   1.0000            0.1825 &   3.4822 r
  sd_DQ_out[2] (net)           1  11.2207 
  sd_DQ_out[2] (out)                        0.0000   0.1208   1.0000   0.0000   0.0002 &   3.4825 r
  data arrival time                                                                        3.4825

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4753

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4753 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4563 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFASX1_HVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0004 &   1.0487 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/QN (DFFASX1_HVT)
                                                     0.4642   1.0000            1.2113 &   2.2599 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   2.6655 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/A (NBUFFX2_HVT)
                                            0.0239   0.4642   1.0000   0.0174   0.0174 &   2.2773 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/Y (NBUFFX2_HVT)
                                                     0.3629   1.0000            0.6595 &   2.9368 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_40 (net)
                               1  12.2038 
  I_SDRAM_TOP/I_SDRAM_IF/U15558/A4 (AO22X1_RVT)
                                            0.0000   0.3629   1.0000   0.0000   0.0013 &   2.9381 r
  I_SDRAM_TOP/I_SDRAM_IF/U15558/Y (AO22X1_RVT)       0.0964   1.0000            0.3595 &   3.2975 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   1.0547 
  U678/A (NBUFFX4_RVT)                      0.0000   0.0964   1.0000   0.0000   0.0000 &   3.2975 r
  U678/Y (NBUFFX4_RVT)                               0.1192   1.0000            0.1837 &   3.4812 r
  sd_DQ_out[22] (net)          1  10.9544 
  sd_DQ_out[22] (out)                       0.0000   0.1192   1.0000   0.0000   0.0002 &   3.4814 r
  data arrival time                                                                        3.4814

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4742

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4742 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4552 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0067 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0079 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0333 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5832 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0850   0.2651   1.0000   0.0587   0.0703 &   4.6535 r
  data arrival time                                                                        4.6535

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0089     3.1853
  data required time                                                                       3.1853
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1853
  data arrival time                                                                       -4.6535
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4681

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4681 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4533 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0067 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0079 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0333 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5832 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0850   0.2651   1.0000   0.0587   0.0703 &   4.6535 r
  data arrival time                                                                        4.6535

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0089     3.1853
  data required time                                                                       3.1853
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1853
  data arrival time                                                                       -4.6535
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4681

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4681 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4532 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0067 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0079 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0333 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5832 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0847   0.2651   1.0000   0.0585   0.0686 &   4.6518 r
  data arrival time                                                                        4.6518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0089     3.1853
  data required time                                                                       3.1853
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1853
  data arrival time                                                                       -4.6518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4664

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4664 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4515 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0067 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0079 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0333 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5832 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0847   0.2651   1.0000   0.0585   0.0685 &   4.6517 r
  data arrival time                                                                        4.6517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0089     3.1853
  data required time                                                                       3.1853
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1853
  data arrival time                                                                       -4.6517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4663

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4663 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4514 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0557 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/QN (DFFASX1_HVT)
                                                     0.4590   1.0000            1.2098 &   2.2655 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   2.4615 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/A (NBUFFX2_HVT)
                                            0.0366   0.4590   1.0000   0.0262   0.0262 &   2.2917 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/Y (NBUFFX2_HVT)
                                                     0.3258   1.0000            0.6369 &   2.9286 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_40 (net)
                               1  10.3381 
  I_SDRAM_TOP/I_SDRAM_IF/U15553/A4 (AO22X1_RVT)
                                            0.0147   0.3258   1.0000   0.0102   0.0111 &   2.9397 r
  I_SDRAM_TOP/I_SDRAM_IF/U15553/Y (AO22X1_RVT)       0.0964   1.0000            0.3434 &   3.2831 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   1.1545 
  U665/A (NBUFFX4_RVT)                      0.0055   0.0964   1.0000   0.0038   0.0038 &   3.2870 r
  U665/Y (NBUFFX4_RVT)                               0.1195   1.0000            0.1839 &   3.4708 r
  sd_DQ_out[27] (net)          1  11.0025 
  sd_DQ_out[27] (out)                       0.0000   0.1195   1.0000   0.0000   0.0002 &   3.4710 r
  data arrival time                                                                        3.4710

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4710
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4639

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4639 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4448 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0037 &   1.0555 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/QN (DFFASX1_HVT)
                                                     0.4563   1.0000            1.2054 &   2.2609 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.3595 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/A (NBUFFX4_HVT)
                                            0.0509   0.4563   1.0000   0.0352   0.0352 &   2.2961 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/Y (NBUFFX4_HVT)
                                                     0.2931   1.0000            0.6389 &   2.9350 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_55 (net)
                               1  16.5225 
  I_SDRAM_TOP/I_SDRAM_IF/U15555/A4 (AO22X1_RVT)
                                            0.0302   0.2939   1.0000   0.0198   0.0222 &   2.9572 r
  I_SDRAM_TOP/I_SDRAM_IF/U15555/Y (AO22X1_RVT)       0.0927   1.0000            0.3251 &   3.2822 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   0.9962 
  U655/A (NBUFFX4_RVT)                      0.0000   0.0927   1.0000   0.0000   0.0000 &   3.2823 r
  U655/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1812 &   3.4635 r
  sd_DQ_out[25] (net)          1  10.9253 
  sd_DQ_out[25] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.4636 r
  data arrival time                                                                        3.4636

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4565

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4565 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4375 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0068 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0446 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5876 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0588   0.2538   1.0000   0.0413   0.0509 &   4.6385 r
  data arrival time                                                                        4.6385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0059     3.1883
  data required time                                                                       3.1883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1883
  data arrival time                                                                       -4.6385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4502

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4502 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4353 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0068 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0446 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5876 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0588   0.2538   1.0000   0.0413   0.0509 &   4.6385 r
  data arrival time                                                                        4.6385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0059     3.1883
  data required time                                                                       3.1883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1883
  data arrival time                                                                       -4.6385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4502

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4502 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4353 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0068 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0446 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5876 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0587   0.2538   1.0000   0.0413   0.0506 &   4.6382 r
  data arrival time                                                                        4.6382

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0059     3.1883
  data required time                                                                       3.1883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1883
  data arrival time                                                                       -4.6382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4499 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4351 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0018 &   0.6131 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1055   1.0000            0.1259 &   0.7390 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  11.1557 
  I_RISC_CORE/ctosc_gls_inst_5906/A (NBUFFX2_LVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0005 &   0.7395 r
  I_RISC_CORE/ctosc_gls_inst_5906/Y (NBUFFX2_LVT)    0.0371   1.0000            0.0829 &   0.8224 r
  I_RISC_CORE/ctosc_gls_16 (net)
                               1   0.7663 
  I_RISC_CORE/ctosc_gls_inst_5862/A (NBUFFX2_LVT)
                                            0.0000   0.0371   1.0000  -0.0000   0.0000 &   0.8224 r
  I_RISC_CORE/ctosc_gls_inst_5862/Y (NBUFFX2_LVT)    0.0867   1.0000            0.0965 &   0.9189 r
  I_RISC_CORE/ctosc_gls_1 (net)
                               2   8.8248 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                            0.0009   0.0867   1.0000   0.0007   0.0011 &   0.9199 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4267 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4281 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9690 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9692 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.2915 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0096   0.3520   1.0000   0.0066   0.0066 &   3.2981 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0068 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0446 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5876 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0587   0.2538   1.0000   0.0413   0.0506 &   4.6382 r
  data arrival time                                                                        4.6382

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0059     3.1883
  data required time                                                                       3.1883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1883
  data arrival time                                                                       -4.6382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.4499 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4350 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0036 &   1.0554 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/QN (DFFASX1_HVT)
                                                     0.4375   1.0000            1.1690 &   2.2244 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.6734 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/A (NBUFFX2_HVT)
                                            0.0000   0.4375   1.0000   0.0000   0.0000 &   2.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/Y (NBUFFX2_HVT)
                                                     0.3509   1.0000            0.6333 &   2.8578 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_51 (net)
                               1  11.6211 
  I_SDRAM_TOP/I_SDRAM_IF/U15559/A4 (AO22X1_RVT)
                                            0.0496   0.3509   1.0000   0.0335   0.0347 &   2.8925 r
  I_SDRAM_TOP/I_SDRAM_IF/U15559/Y (AO22X1_RVT)       0.0976   1.0000            0.3565 &   3.2490 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   1.2082 
  U660/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.2490 r
  U660/Y (NBUFFX4_RVT)                               0.1206   1.0000            0.1853 &   3.4343 r
  sd_DQ_out[21] (net)          1  11.1851 
  sd_DQ_out[21] (out)                       0.0000   0.1206   1.0000   0.0000   0.0002 &   3.4345 r
  data arrival time                                                                        3.4345

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4345
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4273

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4273 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4083 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0557 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/QN (DFFASX1_HVT)
                                                     0.4455   1.0000            1.1868 &   2.2424 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.9524 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/A (NBUFFX2_HVT)
                                            0.0000   0.4455   1.0000   0.0000   0.0000 &   2.2425 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/Y (NBUFFX2_HVT)
                                                     0.3201   1.0000            0.6239 &   2.8664 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_53 (net)
                               1  10.0681 
  I_SDRAM_TOP/I_SDRAM_IF/U15557/A4 (AO22X1_RVT)
                                            0.0470   0.3201   1.0000   0.0326   0.0335 &   2.8999 r
  I_SDRAM_TOP/I_SDRAM_IF/U15557/Y (AO22X1_RVT)       0.0984   1.0000            0.3390 &   3.2389 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   1.0631 
  U658/A (NBUFFX4_RVT)                      0.0000   0.0984   1.0000   0.0000   0.0000 &   3.2389 r
  U658/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1851 &   3.4240 r
  sd_DQ_out[23] (net)          1  10.9893 
  sd_DQ_out[23] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.4242 r
  data arrival time                                                                        3.4242

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.4242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4171

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.4171 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.3980 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3456   1.0000            1.3208 &   2.2587 f
  I_RISC_CORE/Current_State[1] (net)
                               9   6.0542 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3456   1.0000   0.0000   0.0003 &   2.2590 f
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2753   1.0000            1.1146 &   3.3736 r
  I_RISC_CORE/n611 (net)       8   8.4627 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/D (SDFFX2_HVT)
                                            0.0085   0.2753   1.0000   0.0059   0.0065 &   3.3802 r
  data arrival time                                                                        3.3802

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0295   0.9500            0.0600 &   3.1191 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.6281 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0295   0.9500   0.0000   0.0000 &   3.1191 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0282   0.9500            0.0522 &   3.1713 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.6159 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0282   0.9500   0.0000   0.0000 &   3.1713 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0834   0.9500            0.0861 &   3.2574 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.3643 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)
                                            0.0000   0.0834   0.9500   0.0000   0.0001 &   3.2575 r
  clock reconvergence pessimism                                                 0.0804     3.3379
  clock uncertainty                                                            -0.1000     3.2379
  library setup time                                          1.0000           -1.2742     1.9637
  data required time                                                                       1.9637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9637
  data arrival time                                                                       -3.3802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4165

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0437 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0437 

  slack (with derating applied) (VIOLATED)                                     -1.4165 
  clock reconvergence pessimism (due to derating)                              -0.0436 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4165 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0910   1.0000            0.1603 &   1.0519 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  50.6513 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFASX1_HVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0038 &   1.0557 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/QN (DFFASX1_HVT)
                                                     0.4147   1.0000            1.1178 &   2.1735 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               1   0.9021 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/A (NBUFFX4_HVT)
                                            0.0372   0.4147   1.0000   0.0258   0.0258 &   2.1993 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/Y (NBUFFX4_HVT)
                                                     0.2562   1.0000            0.5869 &   2.7861 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_19 (net)
                               2  12.7072 
  I_SDRAM_TOP/I_SDRAM_IF/U15551/A4 (AO22X1_RVT)
                                            0.0000   0.2562   1.0000   0.0000   0.0009 &   2.7871 r
  I_SDRAM_TOP/I_SDRAM_IF/U15551/Y (AO22X1_RVT)       0.1013   1.0000            0.3116 &   3.0986 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   1.2542 
  U663/A (NBUFFX4_RVT)                      0.0055   0.1013   1.0000   0.0038   0.0039 &   3.1025 r
  U663/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1872 &   3.2897 r
  sd_DQ_out[29] (net)          1  11.0615 
  sd_DQ_out[29] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.2899 r
  data arrival time                                                                        3.2899

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.2899
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.2828 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.2637 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.3750   1.0000            1.4000 &   2.4073 f
  I_RISC_CORE/n1914 (net)      4   6.8744 
  I_RISC_CORE/HFSBUF_551_1266/A (NBUFFX4_HVT)
                                            0.0197   0.3750   1.0000   0.0141   0.0142 &   2.4215 f
  I_RISC_CORE/HFSBUF_551_1266/Y (NBUFFX4_HVT)        0.2559   1.0000            0.5781 &   2.9997 f
  I_RISC_CORE/HFSNET_97 (net)
                               7  14.3348 
  I_RISC_CORE/R_32/D (SDFFARX1_HVT)         0.0076   0.2560   1.0000   0.0052   0.0069 &   3.0065 f
  data arrival time                                                                        3.0065

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0715   0.9500            0.2382 &   3.3107 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   3.2343 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0715   0.9500   0.0000   0.0000 &   3.3107 r
  clock reconvergence pessimism                                                 0.0553     3.3660
  clock uncertainty                                                            -0.1000     3.2660
  library setup time                                          1.0000           -1.4513     1.8147
  data required time                                                                       1.8147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8147
  data arrival time                                                                       -3.0065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1918

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.1918 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1731 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3612   1.0000            1.4495 &   2.3874 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.1055 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0230   0.3612   1.0000   0.0160   0.0163 &   2.4038 r
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2845   1.0000            0.6691 &   3.0728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.3453 
  I_RISC_CORE/U1450/A2 (AND3X1_HVT)         0.0188   0.2845   1.0000   0.0130   0.0131 &   3.0859 r
  I_RISC_CORE/U1450/Y (AND3X1_HVT)                   0.2991   1.0000            0.7705 &   3.8564 r
  I_RISC_CORE/Latch_Result (net)
                               2   3.4123 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0747   0.2991   1.0000   0.0470   0.0471 &   3.9035 r
  data arrival time                                                                        3.9035

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  clock reconvergence pessimism                                                 0.0553     3.0135
  clock uncertainty                                                            -0.1000     2.9135
  clock gating setup time                                     1.0000           -0.1840     2.7295
  data required time                                                                       2.7295
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7295
  data arrival time                                                                       -3.9035
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1739

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0279 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0279 

  slack (with derating applied) (VIOLATED)                                     -1.1739 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1738 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3446   1.0000            1.3201 &   2.2581 f
  I_RISC_CORE/Current_State[0] (net)
                               6   6.0264 
  I_RISC_CORE/U1340/A2 (AND2X1_HVT)         0.0359   0.3446   1.0000   0.0242   0.0246 &   2.2827 f
  I_RISC_CORE/U1340/Y (AND2X1_HVT)                   0.2696   1.0000            0.6107 &   2.8934 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   4.2881 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/D (SDFFARX2_HVT)
                                            0.0178   0.2696   1.0000   0.0123   0.0124 &   2.9057 f
  data arrival time                                                                        2.9057

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0295   0.9500            0.0600 &   3.1191 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.6281 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0295   0.9500   0.0000   0.0000 &   3.1191 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0282   0.9500            0.0522 &   3.1713 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.6159 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0282   0.9500   0.0000   0.0000 &   3.1713 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0834   0.9500            0.0861 &   3.2574 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.3643 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0834   0.9500   0.0000   0.0001 &   3.2575 r
  clock reconvergence pessimism                                                 0.0804     3.3379
  clock uncertainty                                                            -0.1000     3.2379
  library setup time                                          1.0000           -1.4664     1.7715
  data required time                                                                       1.7715
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7715
  data arrival time                                                                       -2.9057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1342

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0437 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0437 

  slack (with derating applied) (VIOLATED)                                     -1.1342 
  clock reconvergence pessimism (due to derating)                              -0.0436 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1342 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.3940   1.0000            1.5314 &   2.5387 r
  I_RISC_CORE/n1914 (net)      4   7.1024 
  I_RISC_CORE/HFSBUF_551_1266/A (NBUFFX4_HVT)
                                            0.0677   0.3940   1.0000   0.0486   0.0487 &   2.5874 r
  I_RISC_CORE/HFSBUF_551_1266/Y (NBUFFX4_HVT)        0.2738   1.0000            0.5804 &   3.1679 r
  I_RISC_CORE/HFSNET_97 (net)
                               7  14.5066 
  I_RISC_CORE/R_33/D (SDFFX1_HVT)           0.0086   0.2740   1.0000   0.0060   0.0080 &   3.1759 r
  data arrival time                                                                        3.1759

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0023 &   2.9583 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1361   0.9500            0.3405 &   3.2988 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  13.0502 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.1361   0.9500   0.0000   0.0000 &   3.2988 r
  clock reconvergence pessimism                                                 0.0553     3.3540
  clock uncertainty                                                            -0.1000     3.2540
  library setup time                                          1.0000           -1.1909     2.0631
  data required time                                                                       2.0631
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0631
  data arrival time                                                                       -3.1759
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1128

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0458 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0458 

  slack (with derating applied) (VIOLATED)                                     -1.1128 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0947 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0016 &   2.9926 f
  data arrival time                                                                        2.9926

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.3371     1.9251
  data required time                                                                       1.9251
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9251
  data arrival time                                                                       -2.9926
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0674

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -1.0674 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0490 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0018 &   2.9928 f
  data arrival time                                                                        2.9928

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.3359     1.9277
  data required time                                                                       1.9277
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9277
  data arrival time                                                                       -2.9928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0651

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -1.0651 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0465 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0017 &   2.9927 f
  data arrival time                                                                        2.9927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.3347     1.9298
  data required time                                                                       1.9298
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9298
  data arrival time                                                                       -2.9927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0628

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -1.0628 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0442 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0021 &   2.9830 f
  data arrival time                                                                        2.9830

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.3401     1.9222
  data required time                                                                       1.9222
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9222
  data arrival time                                                                       -2.9830
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0609

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -1.0609 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0424 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0023 &   2.9833 f
  data arrival time                                                                        2.9833

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.3388     1.9248
  data required time                                                                       1.9248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9248
  data arrival time                                                                       -2.9833
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0586

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -1.0586 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0400 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0018 &   2.9928 f
  data arrival time                                                                        2.9928

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.3322     1.9347
  data required time                                                                       1.9347
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9347
  data arrival time                                                                       -2.9928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0580

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0580 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0393 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0017 &   2.9927 f
  data arrival time                                                                        2.9927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.3318     1.9353
  data required time                                                                       1.9353
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9353
  data arrival time                                                                       -2.9927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0573

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0573 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0386 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.3460   1.0000   0.0000   0.0031 &   2.9841 f
  data arrival time                                                                        2.9841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.3377     1.9268
  data required time                                                                       1.9268
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9268
  data arrival time                                                                       -2.9841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0573

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -1.0573 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0387 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.3408   1.0000   0.0000   0.0013 &   2.9923 f
  data arrival time                                                                        2.9923

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.3311     1.9365
  data required time                                                                       1.9365
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9365
  data arrival time                                                                       -2.9923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0558

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0558 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0370 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.3408   1.0000   0.0000   0.0020 &   2.9929 f
  data arrival time                                                                        2.9929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.3300     1.9382
  data required time                                                                       1.9382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9382
  data arrival time                                                                       -2.9929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0547

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -1.0547 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0359 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.1996 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.1996 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5505 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5505 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9909 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0017 &   2.9927 f
  data arrival time                                                                        2.9927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.3304     1.9380
  data required time                                                                       1.9380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9380
  data arrival time                                                                       -2.9927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0547

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -1.0547 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0359 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0034 &   2.9844 f
  data arrival time                                                                        2.9844

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.3352     1.9317
  data required time                                                                       1.9317
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9317
  data arrival time                                                                       -2.9844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0526

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0526 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0339 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.3460   1.0000   0.0000   0.0033 &   2.9843 f
  data arrival time                                                                        2.9843

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.3348     1.9323
  data required time                                                                       1.9323
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9323
  data arrival time                                                                       -2.9843
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0519

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0519 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0332 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0025 &   2.9835 f
  data arrival time                                                                        2.9835

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.3341     1.9335
  data required time                                                                       1.9335
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9335
  data arrival time                                                                       -2.9835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0500

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -1.0500 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0312 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0034 &   2.9844 f
  data arrival time                                                                        2.9844

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.3334     1.9350
  data required time                                                                       1.9350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9350
  data arrival time                                                                       -2.9844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0493

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -1.0493 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0306 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.1953 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000 &   2.1953 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5406 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5406 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   2.9810 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.3459   1.0000   0.0000   0.0013 &   2.9822 f
  data arrival time                                                                        2.9822

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.3329     1.9353
  data required time                                                                       1.9353
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9353
  data arrival time                                                                       -2.9822
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0469

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -1.0469 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0281 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4250 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8860 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9545 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5228 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0468   0.3943   1.0000   0.0325   0.0333 &   3.5561 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1669 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1676 r
  data arrival time                                                                        4.1676

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0346     3.1596
  data required time                                                                       3.1596
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1596
  data arrival time                                                                       -4.1676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.0079 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9930 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4250 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8860 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9545 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5228 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0468   0.3943   1.0000   0.0325   0.0333 &   3.5561 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1669 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1676 r
  data arrival time                                                                        4.1676

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0346     3.1596
  data required time                                                                       3.1596
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1596
  data arrival time                                                                       -4.1676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -1.0079 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9930 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3612   1.0000            1.4495 &   2.3874 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.1055 
  I_RISC_CORE/U1350/A (INVX0_HVT)           0.0230   0.3612   1.0000   0.0160   0.0163 &   2.4038 r
  I_RISC_CORE/U1350/Y (INVX0_HVT)                    0.2769   1.0000            0.3842 &   2.7880 f
  I_RISC_CORE/net15705 (net)   4   3.1661 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.2769   1.0000   0.0000   0.0000 &   2.7880 f
  data arrival time                                                                        2.7880

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0295   0.9500            0.0600 &   3.1191 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.6281 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0295   0.9500   0.0000   0.0000 &   3.1191 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0282   0.9500            0.0522 &   3.1713 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.6159 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0282   0.9500   0.0000   0.0000 &   3.1713 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0834   0.9500            0.0861 &   3.2574 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.3643 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0834   0.9500   0.0000   0.0001 &   3.2575 r
  clock reconvergence pessimism                                                 0.0804     3.3379
  clock uncertainty                                                            -0.1000     3.2379
  library setup time                                          1.0000           -1.4545     1.7834
  data required time                                                                       1.7834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7834
  data arrival time                                                                       -2.7880
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0046

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0437 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0437 

  slack (with derating applied) (VIOLATED)                                     -1.0046 
  clock reconvergence pessimism (due to derating)                              -0.0437 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0046 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFASX2_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/QN (DFFASX2_HVT)
                                                     0.5675   1.0000            1.2087 &   2.2629 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2  12.9826 
  I_SDRAM_TOP/I_SDRAM_IF/U15568/A4 (AO22X1_RVT)
                                            0.0320   0.5675   1.0000   0.0230   0.0239 &   2.2868 f
  I_SDRAM_TOP/I_SDRAM_IF/U15568/Y (AO22X1_RVT)       0.1172   1.0000            0.5060 &   2.7928 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.8362 
  U672/A (NBUFFX4_RVT)                      0.0000   0.1172   1.0000   0.0000   0.0000 &   2.7928 f
  U672/Y (NBUFFX4_RVT)                               0.0982   1.0000            0.2163 &   3.0091 f
  sd_DQ_out[12] (net)          1  11.2572 
  sd_DQ_out[12] (out)                       0.0000   0.0982   1.0000   0.0000   0.0002 &   3.0093 f
  data arrival time                                                                        3.0093

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.0093
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0022

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.0022 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9832 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFASX2_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/QN (DFFASX2_HVT)
                                                     0.5554   1.0000            1.1922 &   2.2464 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2  12.0439 
  I_SDRAM_TOP/I_SDRAM_IF/U15552/A4 (AO22X1_RVT)
                                            0.0605   0.5554   1.0000   0.0437   0.0444 &   2.2908 f
  I_SDRAM_TOP/I_SDRAM_IF/U15552/Y (AO22X1_RVT)       0.1160   1.0000            0.5014 &   2.7922 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.8871 
  U677/A (NBUFFX4_RVT)                      0.0000   0.1160   1.0000   0.0000   0.0000 &   2.7922 f
  U677/Y (NBUFFX4_RVT)                               0.0986   1.0000            0.2159 &   3.0081 f
  sd_DQ_out[28] (net)          1  11.3847 
  sd_DQ_out[28] (out)                       0.0000   0.0986   1.0000   0.0000   0.0002 &   3.0083 f
  data arrival time                                                                        3.0083

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -3.0083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0012

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -1.0012 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9822 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFASX2_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/QN (DFFASX2_HVT)
                                                     0.5535   1.0000            1.1895 &   2.2437 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2  11.8902 
  I_SDRAM_TOP/I_SDRAM_IF/U15560/A4 (AO22X1_RVT)
                                            0.0386   0.5535   1.0000   0.0265   0.0272 &   2.2709 f
  I_SDRAM_TOP/I_SDRAM_IF/U15560/Y (AO22X1_RVT)       0.1142   1.0000            0.4965 &   2.7675 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.7519 
  U676/A (NBUFFX4_RVT)                      0.0000   0.1142   1.0000   0.0000   0.0000 &   2.7675 f
  U676/Y (NBUFFX4_RVT)                               0.0995   1.0000            0.2153 &   2.9828 f
  sd_DQ_out[20] (net)          1  11.6725 
  sd_DQ_out[20] (out)                       0.0000   0.0995   1.0000   0.0000   0.0003 &   2.9831 f
  data arrival time                                                                        2.9831

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -2.9831
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9760

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -0.9760 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9569 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0889   1.0000            0.1589 &   1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  48.5105 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFASX2_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0037 &   1.0542 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/QN (DFFASX2_HVT)
                                                     0.5524   1.0000            1.1881 &   2.2424 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2  11.8123 
  I_SDRAM_TOP/I_SDRAM_IF/U15572/A4 (AO22X1_RVT)
                                            0.0000   0.5524   1.0000   0.0000   0.0008 &   2.2431 f
  I_SDRAM_TOP/I_SDRAM_IF/U15572/Y (AO22X1_RVT)       0.1168   1.0000            0.5029 &   2.7460 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   0.9931 
  U683/A (NBUFFX4_RVT)                      0.0000   0.1168   1.0000   0.0000   0.0000 &   2.7460 f
  U683/Y (NBUFFX4_RVT)                               0.0970   1.0000            0.2150 &   2.9610 f
  sd_DQ_out[8] (net)           1  10.8808 
  sd_DQ_out[8] (out)                        0.0000   0.0970   1.0000   0.0000   0.0002 &   2.9612 f
  data arrival time                                                                        2.9612

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0849 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0392   0.9500  -0.0000   0.0000 &   2.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0389   0.9500            0.0830 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9528 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0389   0.9500   0.0000   0.0000 &   2.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0420   0.9500            0.0866 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0437 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0420   0.9500   0.0000   0.0000 &   2.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0603   0.9500            0.1033 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.3876 
  sd_CK (out)                               0.0000   0.0606   0.9500   0.0000   0.0037 &   2.8273 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     2.8571
  clock uncertainty                                                            -0.1000     2.7571
  output external delay                                                        -0.7500     2.0071
  data required time                                                                       2.0071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0071
  data arrival time                                                                       -2.9612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9540

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0393 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0393 

  slack (with derating applied) (VIOLATED)                                     -0.9540 
  clock reconvergence pessimism (due to derating)                              -0.0203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9350 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0073 &   2.9711 r
  data arrival time                                                                        2.9711

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2346     2.0276
  data required time                                                                       2.0276
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0276
  data arrival time                                                                       -2.9711
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9435

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.9435 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9250 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0075 &   2.9713 r
  data arrival time                                                                        2.9713

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2337     2.0299
  data required time                                                                       2.0299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0299
  data arrival time                                                                       -2.9713
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9413

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.9413 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9228 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0074 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2327     2.0318
  data required time                                                                       2.0318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0318
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9395

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.9395 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9209 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0074 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2308     2.0361
  data required time                                                                       2.0361
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0361
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9351

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.9351 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9164 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0074 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2305     2.0367
  data required time                                                                       2.0367
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0367
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9346

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.9346 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9158 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0070 &   2.9708 r
  data arrival time                                                                        2.9708

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2299     2.0376
  data required time                                                                       2.0376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0376
  data arrival time                                                                       -2.9708
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9332

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.9332 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9144 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0074 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2294     2.0390
  data required time                                                                       2.0390
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0390
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9322

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.9322 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9134 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4071 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4281 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9638 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0095   0.3115   1.0000   0.0066   0.0074 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2291     2.0392
  data required time                                                                       2.0392
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0392
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9320

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.9320 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9132 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0056   0.2763   1.0000   0.0039   0.0040 &   2.8859 r
  data arrival time                                                                        2.8859

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2145     2.0477
  data required time                                                                       2.0477
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0477
  data arrival time                                                                       -2.8859
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8381

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.8381 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8197 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0056   0.2765   1.0000   0.0039   0.0044 &   2.8863 r
  data arrival time                                                                        2.8863

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2136     2.0499
  data required time                                                                       2.0499
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0499
  data arrival time                                                                       -2.8863
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8363

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.8363 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8178 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0056   0.2764   1.0000   0.0039   0.0041 &   2.8860 r
  data arrival time                                                                        2.8860

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2127     2.0518
  data required time                                                                       2.0518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0518
  data arrival time                                                                       -2.8860
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8342

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.8342 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8156 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0056   0.2765   1.0000   0.0039   0.0044 &   2.8862 r
  data arrival time                                                                        2.8862

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2108     2.0561
  data required time                                                                       2.0561
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0561
  data arrival time                                                                       -2.8862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8302

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8302 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8115 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0056   0.2764   1.0000   0.0039   0.0042 &   2.8861 r
  data arrival time                                                                        2.8861

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2105     2.0566
  data required time                                                                       2.0566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0566
  data arrival time                                                                       -2.8861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8294

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8294 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8107 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0056   0.2764   1.0000   0.0039   0.0039 &   2.8858 r
  data arrival time                                                                        2.8858

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2099     2.0576
  data required time                                                                       2.0576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0576
  data arrival time                                                                       -2.8858
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8282

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8282 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8094 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0184 &   2.8463 r
  data arrival time                                                                        2.8463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2435     2.0187
  data required time                                                                       2.0187
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0187
  data arrival time                                                                       -2.8463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8276

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.8276 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8092 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0056   0.2764   1.0000   0.0039   0.0043 &   2.8862 r
  data arrival time                                                                        2.8862

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2095     2.0589
  data required time                                                                       2.0589
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0589
  data arrival time                                                                       -2.8862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8273

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8273 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8085 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3578 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0673   0.2505   1.0000   0.0485   0.0485 &   2.4063 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8819 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0056   0.2764   1.0000   0.0039   0.0039 &   2.8858 r
  data arrival time                                                                        2.8858

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2092     2.0591
  data required time                                                                       2.0591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0591
  data arrival time                                                                       -2.8858
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8267 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8079 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0185 &   2.8465 r
  data arrival time                                                                        2.8465

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2425     2.0210
  data required time                                                                       2.0210
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0210
  data arrival time                                                                       -2.8465
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8254

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.8254 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0246 &   2.8475 r
  data arrival time                                                                        2.8475

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2395     2.0227
  data required time                                                                       2.0227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0227
  data arrival time                                                                       -2.8475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.8248 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8063 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0184 &   2.8463 r
  data arrival time                                                                        2.8463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2416     2.0229
  data required time                                                                       2.0229
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0229
  data arrival time                                                                       -2.8463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8234

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.8234 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8049 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0247 &   2.8477 r
  data arrival time                                                                        2.8477

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2385     2.0251
  data required time                                                                       2.0251
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0251
  data arrival time                                                                       -2.8477
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8226

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.8226 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8041 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0244 &   2.8474 r
  data arrival time                                                                        2.8474

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2376     2.0269
  data required time                                                                       2.0269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0269
  data arrival time                                                                       -2.8474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8205

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.8205 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8019 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.2795   1.0000   0.0000   0.0015 &   2.8663 r
  data arrival time                                                                        2.8663

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2163     2.0459
  data required time                                                                       2.0459
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0459
  data arrival time                                                                       -2.8663
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8204

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.8204 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8020 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0185 &   2.8465 r
  data arrival time                                                                        2.8465

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2396     2.0273
  data required time                                                                       2.0273
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0273
  data arrival time                                                                       -2.8465
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8192

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8192 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8005 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0184 &   2.8464 r
  data arrival time                                                                        2.8464

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2393     2.0278
  data required time                                                                       2.0278
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0278
  data arrival time                                                                       -2.8464
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8186

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8186 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7998 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.2798   1.0000   0.0000   0.0016 &   2.8664 r
  data arrival time                                                                        2.8664

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2156     2.0480
  data required time                                                                       2.0480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0480
  data arrival time                                                                       -2.8664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.8184 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7999 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0216   0.3270   1.0000   0.0149   0.0181 &   2.8461 r
  data arrival time                                                                        2.8461

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2388     2.0288
  data required time                                                                       2.0288
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0288
  data arrival time                                                                       -2.8461
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8173

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8173 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7986 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0247 &   2.8477 r
  data arrival time                                                                        2.8477

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2356     2.0313
  data required time                                                                       2.0313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0313
  data arrival time                                                                       -2.8477
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8164

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8164 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7977 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2795   1.0000   0.0000   0.0015 &   2.8663 r
  data arrival time                                                                        2.8663

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2145     2.0500
  data required time                                                                       2.0500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0500
  data arrival time                                                                       -2.8663
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8163

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.8163 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7977 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0150   0.0185 &   2.8464 r
  data arrival time                                                                        2.8464

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2382     2.0302
  data required time                                                                       2.0302
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0302
  data arrival time                                                                       -2.8464
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8162

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8162 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7974 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0247 &   2.8476 r
  data arrival time                                                                        2.8476

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2353     2.0318
  data required time                                                                       2.0318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0318
  data arrival time                                                                       -2.8476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8158

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8158 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7971 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3473 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8279 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0216   0.3269   1.0000   0.0149   0.0178 &   2.8457 r
  data arrival time                                                                        2.8457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2379     2.0304
  data required time                                                                       2.0304
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0304
  data arrival time                                                                       -2.8457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8154

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8154 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7966 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0219   0.0244 &   2.8474 r
  data arrival time                                                                        2.8474

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2348     2.0328
  data required time                                                                       2.0328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0328
  data arrival time                                                                       -2.8474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8146

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8146 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7959 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0220   0.0246 &   2.8476 r
  data arrival time                                                                        2.8476

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2342     2.0342
  data required time                                                                       2.0342
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0342
  data arrival time                                                                       -2.8476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8134

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8134 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7946 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3368 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0263   0.2245   1.0000   0.0185   0.0185 &   2.3553 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8230 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0320   0.3199   1.0000   0.0219   0.0242 &   2.8471 r
  data arrival time                                                                        2.8471

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2339     2.0343
  data required time                                                                       2.0343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0343
  data arrival time                                                                       -2.8471
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8128

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8128 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7940 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.2798   1.0000   0.0000   0.0016 &   2.8664 r
  data arrival time                                                                        2.8664

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2127     2.0542
  data required time                                                                       2.0542
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0542
  data arrival time                                                                       -2.8664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8123

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8123 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7936 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.2797   1.0000   0.0000   0.0018 &   2.8667 r
  data arrival time                                                                        2.8667

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2124     2.0547
  data required time                                                                       2.0547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0547
  data arrival time                                                                       -2.8667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8119

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8119 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7932 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2794   1.0000   0.0000   0.0012 &   2.8660 r
  data arrival time                                                                        2.8660

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2117     2.0559
  data required time                                                                       2.0559
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0559
  data arrival time                                                                       -2.8660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8101

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.8101 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7914 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.2798   1.0000   0.0000   0.0015 &   2.8664 r
  data arrival time                                                                        2.8664

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2114     2.0571
  data required time                                                                       2.0571
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0571
  data arrival time                                                                       -2.8664
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8093

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8093 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7905 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3063 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3063 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5660 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5661 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8648 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2797   1.0000   0.0000   0.0012 &   2.8660 r
  data arrival time                                                                        2.8660

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2110     2.0573
  data required time                                                                       2.0573
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0573
  data arrival time                                                                       -2.8660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8087

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.8087 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7900 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0015 &   2.7701 r
  data arrival time                                                                        2.7701

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0007 &   3.0673 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0970   0.9500            0.2394 &   3.3067 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   6.3222 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0003 &   3.3070 r
  clock reconvergence pessimism                                                 0.0553     3.3622
  clock uncertainty                                                            -0.1000     3.2622
  library setup time                                          1.0000           -1.2375     2.0247
  data required time                                                                       2.0247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0247
  data arrival time                                                                       -2.7701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7454

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0462 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0462 

  slack (with derating applied) (VIOLATED)                                     -0.7454 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7269 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0018 &   2.7704 r
  data arrival time                                                                        2.7704

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0631   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0985   0.9500            0.2405 &   3.3080 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   6.5104 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0985   0.9500   0.0000   0.0003 &   3.3083 r
  clock reconvergence pessimism                                                 0.0553     3.3636
  clock uncertainty                                                            -0.1000     3.2636
  library setup time                                          1.0000           -1.2366     2.0270
  data required time                                                                       2.0270
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0270
  data arrival time                                                                       -2.7704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7434

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0463 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0463 

  slack (with derating applied) (VIOLATED)                                     -0.7434 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7248 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0017 &   2.7702 r
  data arrival time                                                                        2.7702

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0629   0.9500   0.0000   0.0008 &   3.0674 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1000   0.9500            0.2415 &   3.3089 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   6.6923 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1000   0.9500   0.0000   0.0004 &   3.3093 r
  clock reconvergence pessimism                                                 0.0553     3.3645
  clock uncertainty                                                            -0.1000     3.2645
  library setup time                                          1.0000           -1.2356     2.0289
  data required time                                                                       2.0289
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0289
  data arrival time                                                                       -2.7702
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7413

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0464 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0464 

  slack (with derating applied) (VIOLATED)                                     -0.7413 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7228 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0018 &   2.7704 r
  data arrival time                                                                        2.7704

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0008 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1032   0.9500            0.2438 &   3.3112 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   7.0812 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1032   0.9500   0.0000   0.0004 &   3.3116 r
  clock reconvergence pessimism                                                 0.0553     3.3669
  clock uncertainty                                                            -0.1000     3.2669
  library setup time                                          1.0000           -1.2337     2.0332
  data required time                                                                       2.0332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0332
  data arrival time                                                                       -2.7704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7371

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.7371 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7184 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0018 &   2.7703 r
  data arrival time                                                                        2.7703

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1036   0.9500            0.2440 &   3.3115 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   7.1351 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1036   0.9500   0.0000   0.0004 &   3.3119 r
  clock reconvergence pessimism                                                 0.0553     3.3672
  clock uncertainty                                                            -0.1000     3.2672
  library setup time                                          1.0000           -1.2334     2.0338
  data required time                                                                       2.0338
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0338
  data arrival time                                                                       -2.7703
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7366

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.7366 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7178 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0014 &   2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0630   0.9500   0.0000   0.0005 &   3.0671 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1046   0.9500            0.2447 &   3.3119 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   7.2525 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1046   0.9500   0.0000   0.0004 &   3.3123 r
  clock reconvergence pessimism                                                 0.0553     3.3675
  clock uncertainty                                                            -0.1000     3.2675
  library setup time                                          1.0000           -1.2328     2.0347
  data required time                                                                       2.0347
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0347
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7352

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.7352 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7164 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0018 &   2.7703 r
  data arrival time                                                                        2.7703

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0009 &   3.0675 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1054   0.9500            0.2452 &   3.3127 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   7.3509 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1054   0.9500   0.0000   0.0005 &   3.3132 r
  clock reconvergence pessimism                                                 0.0553     3.3684
  clock uncertainty                                                            -0.1000     3.2684
  library setup time                                          1.0000           -1.2323     2.0361
  data required time                                                                       2.0361
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0361
  data arrival time                                                                       -2.7703
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7342

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.7342 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7154 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1033   1.0000            0.2493 &   0.9728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   7.0971 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0003 &   0.9732 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3166 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3166 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7685 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0011 &   2.7697 r
  data arrival time                                                                        2.7697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0829   0.9500   0.0000   0.0001 &   2.9561 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0628   0.9500            0.1105 &   3.0666 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  14.8176 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0628   0.9500   0.0000   0.0003 &   3.0669 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1060   0.9500            0.2456 &   3.3125 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   7.4190 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.1060   0.9500   0.0000   0.0005 &   3.3130 r
  clock reconvergence pessimism                                                 0.0553     3.3683
  clock uncertainty                                                            -0.1000     3.2683
  library setup time                                          1.0000           -1.2320     2.0363
  data required time                                                                       2.0363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0363
  data arrival time                                                                       -2.7697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7334

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0466 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0466 

  slack (with derating applied) (VIOLATED)                                     -0.7334 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7146 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_488_5614/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0023 &   0.6136 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0494   1.0000            0.1097 &   0.7233 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   8.1094 
  I_RISC_CORE/ctosc_gls_inst_5913/A (NBUFFX2_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0003 &   0.7236 r
  I_RISC_CORE/ctosc_gls_inst_5913/Y (NBUFFX2_LVT)    0.0305   1.0000            0.0646 &   0.7881 r
  I_RISC_CORE/ctosc_gls_19 (net)
                               1   0.7775 
  I_RISC_CORE/ctosc_gls_inst_5905/A (NBUFFX2_LVT)
                                            0.0000   0.0305   1.0000  -0.0000   0.0000 &   0.7881 r
  I_RISC_CORE/ctosc_gls_inst_5905/Y (NBUFFX2_LVT)    0.0293   1.0000            0.0563 &   0.8444 r
  I_RISC_CORE/ctosc_gls_15 (net)
                               1   0.7654 
  I_RISC_CORE/ctosc_gls_inst_5900/A (NBUFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0000 &   0.8444 r
  I_RISC_CORE/ctosc_gls_inst_5900/Y (NBUFFX2_LVT)    0.0874   1.0000            0.0934 &   0.9378 r
  I_RISC_CORE/ctosc_gls_13 (net)
                               5   8.9080 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0002 &   0.9380 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3894 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/U1326/A1 (NOR3X2_HVT)         0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3897 r
  I_RISC_CORE/U1326/Y (NOR3X2_HVT)                   0.2731   1.0000            0.8767 &   3.2664 f
  I_RISC_CORE/n611 (net)       8   8.1664 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0082   0.2731   1.0000   0.0057   0.0063 &   3.2727 f
  data arrival time                                                                        3.2727

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_488_5614/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0020 &   2.9580 r
  I_RISC_CORE/ZCTSBUF_488_5614/Y (NBUFFX8_LVT)       0.0481   0.9500            0.1009 &   3.0589 r
  I_RISC_CORE/ZCTSNET_121 (net)
                               2   7.7449 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0004   0.0481   0.9500  -0.0001   0.0002 &   3.0591 r
  clock reconvergence pessimism                                                 0.0643     3.1235
  clock uncertainty                                                            -0.1000     3.0235
  clock gating setup time                                     1.0000           -0.4600     2.5634
  data required time                                                                       2.5634
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5634
  data arrival time                                                                       -3.2727
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7093

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0332 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0332 

  slack (with derating applied) (VIOLATED)                                     -0.7093 
  clock reconvergence pessimism (due to derating)                              -0.0332 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7093 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4218 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4218 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9424 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   2.9943 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5866 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (SRAM2RW128x16)
                                            0.0449   0.3171   1.0000   0.0317   0.0535 &   3.6401 r
  data arrival time                                                                        3.6401

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0215     3.1727
  data required time                                                                       3.1727
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1727
  data arrival time                                                                       -3.6401
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4674

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.4674 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4525 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4218 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4218 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9424 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   2.9943 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5866 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (SRAM2RW128x16)
                                            0.0449   0.3173   1.0000   0.0316   0.0530 &   3.6396 r
  data arrival time                                                                        3.6396

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0216     3.1727
  data required time                                                                       3.1727
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1727
  data arrival time                                                                       -3.6396
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.4669 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4218 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4218 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9424 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   2.9943 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5866 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[5] (SRAM2RW128x16)
                                            0.0443   0.3171   1.0000   0.0313   0.0454 &   3.6320 r
  data arrival time                                                                        3.6320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0215     3.1727
  data required time                                                                       3.1727
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1727
  data arrival time                                                                       -3.6320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4593

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.4593 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4444 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4218 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4218 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9424 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   2.9943 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5866 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (SRAM2RW128x16)
                                            0.0438   0.3166   1.0000   0.0309   0.0392 &   3.6258 r
  data arrival time                                                                        3.6258

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0214     3.1728
  data required time                                                                       3.1728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1728
  data arrival time                                                                       -3.6258
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4529

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.4529 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4380 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/ctosc_gls_inst_5868/A (NBUFFX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0001 &   0.6114 r
  I_RISC_CORE/ctosc_gls_inst_5868/Y (NBUFFX8_LVT)    0.0671   1.0000            0.1219 &   0.7333 r
  I_RISC_CORE/ctosc_gls_4 (net)
                               9  16.7528 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0673   1.0000   0.0000   0.0007 &   0.7340 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1092   1.0000            0.2630 &   0.9970 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   7.8076 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.1092   1.0000   0.0000   0.0004 &   0.9974 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2773   1.0000            1.2144 &   2.2118 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   4.5850 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/D (SDFFARX1_HVT)
                                            0.0453   0.2773   1.0000   0.0288   0.0289 &   2.2407 f
  data arrival time                                                                        2.2407

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ctosc_gls_inst_5867/A (NBUFFX2_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0016 &   2.9576 r
  I_RISC_CORE/ctosc_gls_inst_5867/Y (NBUFFX2_LVT)    0.1010   0.9500            0.1155 &   3.0731 r
  I_RISC_CORE/ctosc_gls_3 (net)
                               3  10.5762 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                           -0.0063   0.1010   0.9500  -0.0009  -0.0005 &   3.0725 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0715   0.9500            0.2382 &   3.3107 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   3.2343 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0715   0.9500   0.0000   0.0000 &   3.3107 r
  clock reconvergence pessimism                                                 0.0553     3.3660
  clock uncertainty                                                            -0.1000     3.2660
  library setup time                                          1.0000           -1.4632     1.8028
  data required time                                                                       1.8028
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8028
  data arrival time                                                                       -2.2407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4379

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0465 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0465 

  slack (with derating applied) (VIOLATED)                                     -0.4379 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4192 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4203 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0232   0.2238   1.0000   0.0161   0.0162 &   2.4365 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9141 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0354   0.3625   1.0000   0.0242   0.0246 &   2.9387 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5012 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[2] (SRAM2RW128x16)
                                            0.0221   0.3149   1.0000   0.0153   0.0370 &   3.5382 r
  data arrival time                                                                        3.5382

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0210     3.1732
  data required time                                                                       3.1732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1732
  data arrival time                                                                       -3.5382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3649

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3649 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3500 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4203 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0232   0.2238   1.0000   0.0161   0.0162 &   2.4365 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9141 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0354   0.3625   1.0000   0.0242   0.0246 &   2.9387 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5012 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[2] (SRAM2RW128x16)
                                            0.0221   0.3151   1.0000   0.0153   0.0364 &   3.5376 r
  data arrival time                                                                        3.5376

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0210     3.1732
  data required time                                                                       3.1732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1732
  data arrival time                                                                       -3.5376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3644

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3644 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3495 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[5] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0019 &   1.0310 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_HVT)       0.1748   1.0000            1.3455 &   2.3764 f
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               1   0.7244 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/A (NBUFFX2_HVT)
                                            0.0000   0.1748   1.0000   0.0000   0.0000 &   2.3764 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/Y (NBUFFX2_HVT)
                                                     0.2625   1.0000            0.4178 &   2.7943 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_7 (net)
                               2   8.2057 
  I_SDRAM_TOP/I_SDRAM_IF/U456/A0 (HADDX1_HVT)
                                            0.0269   0.2625   1.0000   0.0181   0.0184 &   2.8127 f
  I_SDRAM_TOP/I_SDRAM_IF/U456/SO (HADDX1_HVT)        0.3008   1.0000            0.8983 &   3.7110 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1   2.7388 
  HFSBUF_4_123/A (NBUFFX4_HVT)              0.0324   0.3008   1.0000   0.0225   0.0225 &   3.7335 f
  HFSBUF_4_123/Y (NBUFFX4_HVT)                       0.2843   1.0000            0.5357 &   4.2692 f
  sd_A[5] (net)                1  17.5682 
  sd_A[5] (out)                             0.0283   0.2848   1.0000   0.0196   0.0220 &   4.2912 f
  data arrival time                                                                        4.2912

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -4.2912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3643

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.3643 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3469 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0076   0.2289   1.0000   0.0052   0.0053 &   2.4303 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9297 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9473 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5036 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[4] (SRAM2RW128x16)
                                            0.0274   0.3079   1.0000   0.0190   0.0349 &   3.5385 r
  data arrival time                                                                        3.5385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0193     3.1750
  data required time                                                                       3.1750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1750
  data arrival time                                                                       -3.5385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3635

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3635 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3486 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0076   0.2289   1.0000   0.0052   0.0053 &   2.4303 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9297 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9473 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5036 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[4] (SRAM2RW128x16)
                                            0.0274   0.3080   1.0000   0.0190   0.0342 &   3.5378 r
  data arrival time                                                                        3.5378

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0193     3.1749
  data required time                                                                       3.1749
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1749
  data arrival time                                                                       -3.5378
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3628

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3628 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3479 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4203 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0232   0.2238   1.0000   0.0161   0.0162 &   2.4365 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9141 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0354   0.3625   1.0000   0.0242   0.0246 &   2.9387 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5012 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[2] (SRAM2RW128x16)
                                            0.0219   0.3149   1.0000   0.0152   0.0284 &   3.5296 r
  data arrival time                                                                        3.5296

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0210     3.1733
  data required time                                                                       3.1733
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1733
  data arrival time                                                                       -3.5296
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3563

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3563 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3414 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0076   0.2289   1.0000   0.0052   0.0053 &   2.4303 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9297 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9473 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5036 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[4] (SRAM2RW128x16)
                                            0.0272   0.3077   1.0000   0.0189   0.0272 &   3.5308 r
  data arrival time                                                                        3.5308

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0192     3.1750
  data required time                                                                       3.1750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1750
  data arrival time                                                                       -3.5308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3558

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3558 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3409 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4250 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0076   0.2289   1.0000   0.0052   0.0053 &   2.4303 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9297 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9473 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5036 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[4] (SRAM2RW128x16)
                                            0.0272   0.3077   1.0000   0.0188   0.0266 &   3.5301 r
  data arrival time                                                                        3.5301

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0192     3.1750
  data required time                                                                       3.1750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1750
  data arrival time                                                                       -3.5301
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3551

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3551 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3403 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4203 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0232   0.2238   1.0000   0.0161   0.0162 &   2.4365 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9141 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0354   0.3625   1.0000   0.0242   0.0246 &   2.9387 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5012 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[2] (SRAM2RW128x16)
                                            0.0217   0.3144   1.0000   0.0150   0.0223 &   3.5235 r
  data arrival time                                                                        3.5235

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ctosc_gls_inst_5902/A (NBUFFX4_LVT)
                                            0.0000   0.0969   0.9500   0.0000   0.0091 &   3.0907 r
  I_RISC_CORE/ctosc_gls_inst_5902/Y (NBUFFX4_LVT)    0.1112   0.9500            0.1474 &   3.2381 r
  I_RISC_CORE/ctosc_gls_14 (net)
                               5  17.5770 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.1112   0.9500   0.0000   0.0009 &   3.2390 r
  clock reconvergence pessimism                                                 0.0553     3.2942
  clock uncertainty                                                            -0.1000     3.1942
  library setup time                                          1.0000           -0.0209     3.1734
  data required time                                                                       3.1734
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1734
  data arrival time                                                                       -3.5235
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3501

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0427 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0427 

  slack (with derating applied) (VIOLATED)                                     -0.3501 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3352 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2634   1.0000            1.4447 &   2.4520 r
  I_RISC_CORE/n1688 (net)      2   3.1303 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0280   0.2634   1.0000   0.0194   0.0194 &   2.4714 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2723   1.0000            0.4867 &   2.9581 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  59.5682 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0111   0.2722   1.0000   0.0077   0.0143 &   2.9725 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2537   1.0000            0.4676 &   3.4401 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  28.8204 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[2] (SRAM2RW128x16)
                                            0.0133   0.2543   1.0000   0.0092   0.0195 &   3.4596 r
  data arrival time                                                                        3.4596

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1778_5611/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0085 &   3.0901 r
  I_RISC_CORE/ZCTSBUF_1778_5611/Y (NBUFFX4_LVT)      0.1162   0.9500            0.1476 &   3.2377 r
  I_RISC_CORE/ZCTSNET_118 (net)
                               2  17.9384 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1163   0.9500   0.0000   0.0029 &   3.2406 r
  clock reconvergence pessimism                                                 0.0553     3.2959
  clock uncertainty                                                            -0.1000     3.1959
  library setup time                                          1.0000           -0.0047     3.1912
  data required time                                                                       3.1912
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1912
  data arrival time                                                                       -3.4596
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2684

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0428 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0428 

  slack (with derating applied) (VIOLATED)                                     -0.2684 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2534 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2634   1.0000            1.4447 &   2.4520 r
  I_RISC_CORE/n1688 (net)      2   3.1303 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0280   0.2634   1.0000   0.0194   0.0194 &   2.4714 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2723   1.0000            0.4867 &   2.9581 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  59.5682 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0111   0.2722   1.0000   0.0077   0.0143 &   2.9725 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2537   1.0000            0.4676 &   3.4401 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  28.8204 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[2] (SRAM2RW128x16)
                                            0.0133   0.2542   1.0000   0.0092   0.0202 &   3.4603 r
  data arrival time                                                                        3.4603

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1778_5611/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0085 &   3.0901 r
  I_RISC_CORE/ZCTSBUF_1778_5611/Y (NBUFFX4_LVT)      0.1162   0.9500            0.1476 &   3.2377 r
  I_RISC_CORE/ZCTSNET_118 (net)
                               2  17.9384 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1163   0.9500   0.0000   0.0037 &   3.2414 r
  clock reconvergence pessimism                                                 0.0553     3.2966
  clock uncertainty                                                            -0.1000     3.1966
  library setup time                                          1.0000           -0.0047     3.1920
  data required time                                                                       3.1920
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1920
  data arrival time                                                                       -3.4603
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2683

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0428 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0428 

  slack (with derating applied) (VIOLATED)                                     -0.2683 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2533 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[1] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_HVT)
                                            0.0000   0.1100   1.0000   0.0000   0.0018 &   1.0341 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_HVT)       0.2209   1.0000            1.4056 &   2.4397 f
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   2.3252 
  I_SDRAM_TOP/I_SDRAM_IF/U459/A0 (HADDX1_HVT)
                                            0.0000   0.2209   1.0000   0.0000   0.0000 &   2.4397 f
  I_SDRAM_TOP/I_SDRAM_IF/U459/SO (HADDX1_HVT)        0.3697   1.0000            0.9268 &   3.3665 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1   4.9583 
  HFSBUF_4_126/A (NBUFFX4_HVT)              0.0341   0.3697   1.0000   0.0235   0.0237 &   3.3902 f
  HFSBUF_4_126/Y (NBUFFX4_HVT)                       0.3523   1.0000            0.6262 &   4.0165 f
  sd_BWS[1] (net)              1  24.2966 
  sd_BWS[1] (out)                           0.0472   0.3525   1.0000   0.0331   0.0394 &   4.0559 f
  data arrival time                                                                        4.0559

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -4.0559
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1290

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.1290 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1116 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[28] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   3.9964 f
  data arrival time                                                                        3.9964

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0695

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0695 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0520 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[24] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   3.9964 f
  data arrival time                                                                        3.9964

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0695

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0695 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0520 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[21] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   3.9963 f
  data arrival time                                                                        3.9963

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0695

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0695 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0520 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[23] (out)                        0.0000   0.1407   1.0000   0.0000   0.0077 &   3.9963 f
  data arrival time                                                                        3.9963

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0694 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0520 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[30] (out)                        0.0000   0.1407   1.0000   0.0000   0.0077 &   3.9963 f
  data arrival time                                                                        3.9963

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0694 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0520 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[26] (out)                        0.0000   0.1406   1.0000   0.0000   0.0076 &   3.9963 f
  data arrival time                                                                        3.9963

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0694 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0519 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[17] (out)                        0.0000   0.1405   1.0000   0.0000   0.0074 &   3.9961 f
  data arrival time                                                                        3.9961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0692 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0518 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[11] (out)                        0.0000   0.1403   1.0000   0.0000   0.0074 &   3.9961 f
  data arrival time                                                                        3.9961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0692 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0517 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[19] (out)                        0.0000   0.1404   1.0000   0.0000   0.0074 &   3.9961 f
  data arrival time                                                                        3.9961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0692 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0517 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[13] (out)                        0.0000   0.1403   1.0000   0.0000   0.0074 &   3.9960 f
  data arrival time                                                                        3.9960

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0692 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0517 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[15] (out)                        0.0000   0.1403   1.0000   0.0000   0.0072 &   3.9959 f
  data arrival time                                                                        3.9959

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0690

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0690 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0516 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[9] (out)                         0.0000   0.1406   1.0000   0.0000   0.0068 &   3.9955 f
  data arrival time                                                                        3.9955

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0686 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0512 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[5] (out)                         0.0000   0.1407   1.0000   0.0000   0.0068 &   3.9954 f
  data arrival time                                                                        3.9954

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0685 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0511 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[7] (out)                         0.0000   0.1402   1.0000   0.0000   0.0067 &   3.9954 f
  data arrival time                                                                        3.9954

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0685

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0685 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0511 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[0] (out)                         0.0000   0.1402   1.0000   0.0000   0.0064 &   3.9951 f
  data arrival time                                                                        3.9951

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0682

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0682 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0508 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3343 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0000   0.2313   1.0000   0.0000   0.0000 &   3.3343 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7331 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7331 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   3.9887 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[3] (out)                         0.0000   0.1402   1.0000   0.0000   0.0064 &   3.9951 f
  data arrival time                                                                        3.9951

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0682

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0682 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0507 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[8] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_HVT)
                                            0.0000   0.1100   1.0000   0.0000   0.0011 &   1.0333 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_HVT)       0.2187   1.0000            1.4037 &   2.4370 f
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   2.2525 
  I_SDRAM_TOP/I_SDRAM_IF/U454/A0 (HADDX1_HVT)
                                            0.0000   0.2187   1.0000   0.0000   0.0000 &   2.4370 f
  I_SDRAM_TOP/I_SDRAM_IF/U454/SO (HADDX1_HVT)        0.3341   1.0000            0.8975 &   3.3345 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   3.8624 
  HFSBUF_4_121/A (NBUFFX4_HVT)              0.0352   0.3341   1.0000   0.0244   0.0245 &   3.3590 f
  HFSBUF_4_121/Y (NBUFFX4_HVT)                       0.3372   1.0000            0.5900 &   3.9490 f
  sd_A[8] (net)                1  22.8844 
  sd_A[8] (out)                             0.0569   0.3374   1.0000   0.0396   0.0448 &   3.9939 f
  data arrival time                                                                        3.9939

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0670

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0670 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0496 



  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[13] (in)                                  0.1122                     0.0433 &   2.6933 f
  sd_DQ_in[13] (net)           1   3.9494 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8318/A (NBUFFX8_HVT)
                                            0.0161   0.1121   1.0000   0.0114   0.0114 &   2.7047 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8318/Y (NBUFFX8_HVT)
                                                     0.1740   1.0000            0.3055 &   3.0102 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1814 (net)
                               1  13.6339 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6934/A (NBUFFX2_HVT)
                                            0.0432   0.1740   1.0000   0.0300   0.0322 &   3.0424 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6934/Y (NBUFFX2_HVT)
                                                     0.1345   1.0000            0.3247 &   3.3670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1430 (net)
                               1   0.8397 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6935/A (NBUFFX2_HVT)
                                            0.0219   0.1345   1.0000   0.0157   0.0157 &   3.3827 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6935/Y (NBUFFX2_HVT)
                                                     0.1301   1.0000            0.2890 &   3.6718 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1431 (net)
                               1   0.6380 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6936/A (NBUFFX2_HVT)
                                            0.0000   0.1301   1.0000   0.0000   0.0000 &   3.6718 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6936/Y (NBUFFX2_HVT)
                                                     0.1362   1.0000            0.2909 &   3.9627 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1432 (net)
                               1   0.9318 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6933/A (NBUFFX2_HVT)
                                            0.0150   0.1362   1.0000   0.0104   0.0104 &   3.9731 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6933/Y (NBUFFX2_HVT)
                                                     0.1969   1.0000            0.3449 &   4.3180 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1429 (net)
                               2   4.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_RVT)
                                            0.0130   0.1969   1.0000   0.0090   0.0091 &   4.3271 f
  data arrival time                                                                        4.3271

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0046   0.0971   0.9500  -0.0007   0.0073 &   4.7477 r
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.1053   0.9500            0.1217 &   4.8695 r
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  11.0632 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/A (NBUFFX8_LVT)
                                           -0.0037   0.1053   0.9500  -0.0005  -0.0002 &   4.8693 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/Y (NBUFFX8_LVT)
                                                     0.0977   0.9500            0.1415 &   5.0108 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_12 (net)
                              25  31.1305 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_RVT)
                                            0.0000   0.0978   0.9500   0.0000   0.0014 &   5.0122 r
  clock reconvergence pessimism                                                 0.0000     5.0122
  clock uncertainty                                                            -0.1000     4.9122
  library setup time                                          1.0000           -0.6508     4.2614
  data required time                                                                       4.2614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.2614
  data arrival time                                                                       -4.3271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0658

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0470 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0470 

  slack (with derating applied) (VIOLATED)                                     -0.0658 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0187 



  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[10] (in)                                  0.0596                     0.0161 &   2.6661 f
  sd_DQ_in[10] (net)           1   1.4607 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_532/A (NBUFFX2_HVT)
                                            0.0000   0.0596   1.0000   0.0000   0.0000 &   2.6661 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_532/Y (NBUFFX2_HVT)
                                                     0.2763   1.0000            0.3344 &   3.0005 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_64 (net)
                               1   8.9453 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6890/A (NBUFFX2_HVT)
                                            0.0787   0.2763   1.0000   0.0567   0.0574 &   3.0579 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6890/Y (NBUFFX2_HVT)
                                                     0.1326   1.0000            0.4047 &   3.4626 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1386 (net)
                               1   0.6926 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6888/A (NBUFFX2_HVT)
                                            0.0336   0.1326   1.0000   0.0242   0.0242 &   3.4868 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6888/Y (NBUFFX2_HVT)
                                                     0.2293   1.0000            0.3629 &   3.8497 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1384 (net)
                               1   6.3287 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8542/A (NBUFFX2_HVT)
                                            0.0643   0.2293   1.0000   0.0422   0.0425 &   3.8922 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8542/Y (NBUFFX2_HVT)
                                                     0.2005   1.0000            0.4223 &   4.3145 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1937 (net)
                               2   4.6521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_RVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0001 &   4.3146 f
  data arrival time                                                                        4.3146

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  I_SDRAM_TOP/ZCTSBUF_2490_5619/A (NBUFFX8_LVT)
                                           -0.0046   0.0970   0.9500  -0.0007   0.0075 &   4.7479 r
  I_SDRAM_TOP/ZCTSBUF_2490_5619/Y (NBUFFX8_LVT)      0.0991   0.9500            0.1340 &   4.8819 r
  I_SDRAM_TOP/ZCTSNET_179 (net)
                               3  30.3220 
  I_SDRAM_TOP/ZCTSBUF_2109_5617/A (NBUFFX8_LVT)
                                            0.0000   0.0997   0.9500   0.0000   0.0061 &   4.8880 r
  I_SDRAM_TOP/ZCTSBUF_2109_5617/Y (NBUFFX8_LVT)      0.0940   0.9500            0.1324 &   5.0204 r
  I_SDRAM_TOP/ZCTSNET_177 (net)
                              17  27.8551 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_RVT)
                                            0.0000   0.0947   0.9500   0.0000   0.0059 &   5.0262 r
  clock reconvergence pessimism                                                 0.0000     5.0262
  clock uncertainty                                                            -0.1000     4.9262
  library setup time                                          1.0000           -0.6545     4.2718
  data required time                                                                       4.2718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.2718
  data arrival time                                                                       -4.3146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0428

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0428 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0049 



  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[6] (in)                                   0.1234                     0.0487 &   0.6487 f
  sd_DQ_in[6] (net)            1   4.4732 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_5044/A (NBUFFX2_HVT)
                                            0.0192   0.1234   1.0000   0.0134   0.0137 &   0.6624 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_5044/Y (NBUFFX2_HVT)
                                                     0.1905   1.0000            0.3307 &   0.9931 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_38 (net)
                               1   4.0880 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6964/A (NBUFFX2_HVT)
                                            0.0643   0.1905   1.0000   0.0464   0.0465 &   1.0396 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6964/Y (NBUFFX2_HVT)
                                                     0.1378   1.0000            0.3407 &   1.3803 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1450 (net)
                               1   0.9894 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6965/A (NBUFFX2_HVT)
                                            0.0317   0.1378   1.0000   0.0228   0.0228 &   1.4032 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6965/Y (NBUFFX2_HVT)
                                                     0.1314   1.0000            0.2928 &   1.6960 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1451 (net)
                               1   0.6984 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6963/A (NBUFFX2_HVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0000 &   1.6960 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6963/Y (NBUFFX2_HVT)
                                                     0.1968   1.0000            0.3410 &   2.0370 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1449 (net)
                               2   4.4506 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8547/A (NBUFFX2_HVT)
                                            0.0102   0.1968   1.0000   0.0074   0.0075 &   2.0444 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8547/Y (NBUFFX2_HVT)
                                                     0.1599   1.0000            0.3656 &   2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1942 (net)
                               1   2.2583 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_HVT)
                                            0.0000   0.1599   1.0000   0.0000   0.0000 &   2.4100 f
  data arrival time                                                                        2.4100

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   2.5655 f
  ZCTSNET_311 (net)            3  22.3607 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0588   0.9500   0.0000   0.0042 &   2.5697 f
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0564   0.9500            0.1148 &   2.6845 f
  ctosc_gls_3 (net)            1   8.1207 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0040   0.0564   0.9500  -0.0011  -0.0007 &   2.6839 f
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0760   0.9500            0.1193 &   2.8031 f
  ZCTSNET_310 (net)            3  29.1457 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0033   0.0770   0.9500  -0.0005   0.0075 &   2.8107 f
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.0662   0.9500            0.1202 &   2.9308 f
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  10.9751 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/A (NBUFFX8_LVT)
                                           -0.0023   0.0662   0.9500  -0.0003   0.0000 &   2.9308 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/Y (NBUFFX8_LVT)
                                                     0.0708   0.9500            0.1293 &   3.0602 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_12 (net)
                              25  30.9376 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0709   0.9500   0.0000   0.0014 &   3.0615 f
  clock reconvergence pessimism                                                 0.0000     3.0615
  clock uncertainty                                                            -0.1000     2.9615
  library setup time                                          1.0000           -0.5921     2.3695
  data required time                                                                       2.3695
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3695
  data arrival time                                                                       -2.4100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0406

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0518 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0518 

  slack (with derating applied) (VIOLATED)                                     -0.0406 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0113 



  Startpoint: pgnt_n (input port clocked by v_PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.5000     0.5000
  input external delay                                                          4.0000     4.5000 f
  pgnt_n (in)                                        0.2894                     0.1308 &   4.6308 f
  pgnt_n (net)                 3  12.2547 
  I_PCI_TOP/U9440/A4 (NOR4X1_RVT)           0.1362   0.2900   1.0000   0.1034   0.1049 &   4.7358 f
  I_PCI_TOP/U9440/Y (NOR4X1_RVT)                     0.0952   1.0000            0.5069 &   5.2427 r
  I_PCI_TOP/n9544 (net)        2   1.8795 
  I_PCI_TOP/U9442/A1 (NAND2X0_RVT)          0.0000   0.0952   1.0000   0.0000   0.0000 &   5.2427 r
  I_PCI_TOP/U9442/Y (NAND2X0_RVT)                    0.1467   1.0000            0.1420 &   5.3847 f
  I_PCI_TOP/n9542 (net)        2   1.9836 
  I_PCI_TOP/U9443/A (INVX0_HVT)             0.0249   0.1467   1.0000   0.0175   0.0175 &   5.4022 f
  I_PCI_TOP/U9443/Y (INVX0_HVT)                      0.1120   1.0000            0.1639 &   5.5660 r
  I_PCI_TOP/n9536 (net)        1   0.8003 
  I_PCI_TOP/U9447/A1 (NAND2X0_RVT)          0.0000   0.1120   1.0000   0.0000   0.0000 &   5.5660 r
  I_PCI_TOP/U9447/Y (NAND2X0_RVT)                    0.1372   1.0000            0.1457 &   5.7117 f
  I_PCI_TOP/n9553 (net)        2   1.8506 
  I_PCI_TOP/U9452/A1 (AND2X1_RVT)           0.0048   0.1372   1.0000   0.0033   0.0034 &   5.7151 f
  I_PCI_TOP/U9452/Y (AND2X1_RVT)                     0.0835   1.0000            0.2302 &   5.9453 f
  I_PCI_TOP/n11639 (net)       3   1.8651 
  I_PCI_TOP/ctmTdsLR_1_3823/A1 (AND3X1_RVT)
                                            0.0000   0.0835   1.0000   0.0000   0.0000 &   5.9453 f
  I_PCI_TOP/ctmTdsLR_1_3823/Y (AND3X1_RVT)           0.1252   1.0000            0.2492 &   6.1945 f
  I_PCI_TOP/n11640 (net)       3   2.8195 
  I_PCI_TOP/U7266/A1 (AND2X1_RVT)           0.0129   0.1252   1.0000   0.0087   0.0087 &   6.2032 f
  I_PCI_TOP/U7266/Y (AND2X1_RVT)                     0.0859   1.0000            0.2244 &   6.4277 f
  I_PCI_TOP/n11637 (net)       4   2.1189 
  I_PCI_TOP/ctmTdsLR_1_4205/A2 (NAND2X0_RVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   6.4277 f
  I_PCI_TOP/ctmTdsLR_1_4205/Y (NAND2X0_RVT)          0.1470   1.0000            0.1479 &   6.5755 r
  I_PCI_TOP/tmp_net610 (net)   1   0.9024 
  I_PCI_TOP/ctmTdsLR_2_4206/A3 (OA21X1_HVT)
                                            0.0163   0.1470   1.0000   0.0110   0.0110 &   6.5865 r
  I_PCI_TOP/ctmTdsLR_2_4206/Y (OA21X1_HVT)           0.2058   1.0000            0.4516 &   7.0381 r
  I_PCI_TOP/n11650 (net)       1   1.3030 
  I_PCI_TOP/U11065/A1 (NAND3X0_RVT)         0.0406   0.2058   1.0000   0.0276   0.0276 &   7.0657 r
  I_PCI_TOP/U11065/Y (NAND3X0_RVT)                   0.2445   1.0000            0.2447 &   7.3104 f
  I_PCI_TOP/I_PCI_CORE_N238 (net)
                               1   2.2387 
  I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_/D (SDFFARX1_RVT)
                                            0.0274   0.2445   1.0000   0.0183   0.0184 &   7.3287 f
  data arrival time                                                                        7.3287

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  ZCTSBUF_24620_5531/A (NBUFFX16_LVT)      -0.0056   0.0630   0.9500  -0.0009   0.0039 &   7.8819 r
  ZCTSBUF_24620_5531/Y (NBUFFX16_LVT)                0.0714   0.9500            0.1094 &   7.9913 r
  ZCTSNET_307 (net)            5  35.1607 
  I_PCI_TOP/ZCTSBUF_23012_5529/A (NBUFFX16_LVT)
                                            0.0000   0.0714   0.9500   0.0000   0.0012 &   7.9925 r
  I_PCI_TOP/ZCTSBUF_23012_5529/Y (NBUFFX16_LVT)      0.0737   0.9500            0.1145 &   8.1070 r
  I_PCI_TOP/ZCTSNET_236 (net)
                              36  36.7954 
  I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0739   0.9500   0.0000   0.0024 &   8.1094 r
  clock reconvergence pessimism                                                 0.0000     8.1094
  clock uncertainty                                                            -0.1000     8.0094
  library setup time                                          1.0000           -0.7188     7.2906
  data required time                                                                       7.2906
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.2906
  data arrival time                                                                       -7.3287
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0381

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0317 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0317 

  slack (with derating applied) (VIOLATED)                                     -0.0381 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0065 



  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[28] (in)                                  0.1852                     0.0792 &   0.6792 f
  sd_DQ_in[28] (net)           1   7.3579 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6919/A (NBUFFX2_HVT)
                                            0.0606   0.1851   1.0000   0.0418   0.0424 &   0.7216 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6919/Y (NBUFFX2_HVT)
                                                     0.1317   1.0000            0.3310 &   1.0526 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1415 (net)
                               1   0.7022 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6920/A (NBUFFX2_HVT)
                                            0.0107   0.1317   1.0000   0.0074   0.0074 &   1.0601 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6920/Y (NBUFFX2_HVT)
                                                     0.1312   1.0000            0.2878 &   1.3478 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1416 (net)
                               1   0.6918 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6921/A (NBUFFX2_HVT)
                                            0.0000   0.1312   1.0000   0.0000   0.0000 &   1.3478 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6921/Y (NBUFFX2_HVT)
                                                     0.1437   1.0000            0.2989 &   1.6467 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1417 (net)
                               1   1.3654 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6918/A (NBUFFX2_HVT)
                                            0.0069   0.1437   1.0000   0.0048   0.0048 &   1.6515 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6918/Y (NBUFFX2_HVT)
                                                     0.2068   1.0000            0.3574 &   2.0089 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1414 (net)
                               2   5.0244 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8548/A (NBUFFX2_HVT)
                                            0.0367   0.2068   1.0000   0.0237   0.0238 &   2.0327 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8548/Y (NBUFFX2_HVT)
                                                     0.1583   1.0000            0.3722 &   2.4048 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1943 (net)
                               1   2.1488 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_HVT)
                                            0.0000   0.1583   1.0000   0.0000   0.0000 &   2.4049 f
  data arrival time                                                                        2.4049

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   2.5655 f
  ZCTSNET_311 (net)            3  22.3607 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0588   0.9500   0.0000   0.0042 &   2.5697 f
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0564   0.9500            0.1148 &   2.6845 f
  ctosc_gls_3 (net)            1   8.1207 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0040   0.0564   0.9500  -0.0011  -0.0007 &   2.6839 f
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0760   0.9500            0.1193 &   2.8031 f
  ZCTSNET_310 (net)            3  29.1457 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0033   0.0770   0.9500  -0.0005   0.0075 &   2.8107 f
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.0662   0.9500            0.1202 &   2.9308 f
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  10.9751 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/A (NBUFFX8_LVT)
                                           -0.0023   0.0662   0.9500  -0.0003   0.0000 &   2.9308 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/Y (NBUFFX8_LVT)
                                                     0.0708   0.9500            0.1293 &   3.0602 f
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_12 (net)
                              25  30.9376 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0709   0.9500   0.0000   0.0013 &   3.0614 f
  clock reconvergence pessimism                                                 0.0000     3.0614
  clock uncertainty                                                            -0.1000     2.9614
  library setup time                                          1.0000           -0.5911     2.3703
  data required time                                                                       2.3703
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3703
  data arrival time                                                                       -2.4049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0345

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0518 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0518 

  slack (with derating applied) (VIOLATED)                                     -0.0345 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0173 



  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[15] (in)                                  0.0612                     0.0169 &   0.6169 f
  sd_DQ_in[15] (net)           1   1.5346 
  I_SDRAM_TOP/I_SDRAM_IF/U1376/A (NBUFFX2_HVT)
                                            0.0000   0.0612   1.0000   0.0000   0.0000 &   0.6169 f
  I_SDRAM_TOP/I_SDRAM_IF/U1376/Y (NBUFFX2_HVT)       0.1629   1.0000            0.2604 &   0.8773 f
  I_SDRAM_TOP/I_SDRAM_IF/n5785 (net)
                               1   2.4210 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7027/A (NBUFFX2_HVT)
                                            0.0394   0.1629   1.0000   0.0284   0.0284 &   0.9057 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7027/Y (NBUFFX2_HVT)
                                                     0.1334   1.0000            0.3147 &   1.2204 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1489 (net)
                               1   0.7891 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7026/A (NBUFFX2_HVT)
                                            0.0026   0.1334   1.0000   0.0018   0.0018 &   1.2222 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7026/Y (NBUFFX2_HVT)
                                                     0.1361   1.0000            0.2935 &   1.5158 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1488 (net)
                               1   0.9291 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7025/A (NBUFFX4_HVT)
                                            0.0000   0.1361   1.0000   0.0000   0.0000 &   1.5158 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7025/Y (NBUFFX4_HVT)
                                                     0.2844   1.0000            0.4037 &   1.9194 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1487 (net)
                               2  17.6077 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8544/A (NBUFFX2_HVT)
                                            0.0688   0.2844   1.0000   0.0444   0.0482 &   1.9677 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8544/Y (NBUFFX2_HVT)
                                                     0.1607   1.0000            0.4361 &   2.4038 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1939 (net)
                               1   2.2134 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_HVT)
                                            0.0000   0.1607   1.0000   0.0000   0.0000 &   2.4038 f
  data arrival time                                                                        2.4038

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   2.5655 f
  ZCTSNET_311 (net)            3  22.3607 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0588   0.9500   0.0000   0.0042 &   2.5697 f
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0564   0.9500            0.1148 &   2.6845 f
  ctosc_gls_3 (net)            1   8.1207 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0040   0.0564   0.9500  -0.0011  -0.0007 &   2.6839 f
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0760   0.9500            0.1193 &   2.8031 f
  ZCTSNET_310 (net)            3  29.1457 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0033   0.0770   0.9500  -0.0005   0.0075 &   2.8107 f
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.0662   0.9500            0.1202 &   2.9308 f
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  10.9751 
  I_SDRAM_TOP/ZCTSBUF_4516_5623/A (NBUFFX8_LVT)
                                           -0.0023   0.0662   0.9500  -0.0003   0.0000 &   2.9308 f
  I_SDRAM_TOP/ZCTSBUF_4516_5623/Y (NBUFFX8_LVT)      0.0714   0.9500            0.1304 &   3.0613 f
  I_SDRAM_TOP/ZCTSNET_182 (net)
                              22  31.8990 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0716   0.9500   0.0000   0.0008 &   3.0620 f
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                            -0.1000     2.9620
  library setup time                                          1.0000           -0.5922     2.3699
  data required time                                                                       2.3699
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3699
  data arrival time                                                                       -2.4038
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0339

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0519 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0519 

  slack (with derating applied) (VIOLATED)                                     -0.0339 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0179 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_10
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK (DFFX2_RVT)
                                            0.0000   0.1099   1.0000   0.0000   0.0003 &   1.0326 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/QN (DFFX2_RVT)
                                                     0.2384   1.0000            0.5176 &   1.5501 r
  I_SDRAM_TOP/I_SDRAM_IF/n17218 (net)
                               8  10.7865 
  I_SDRAM_TOP/I_SDRAM_IF/U13/A2 (NAND2X0_HVT)
                                            0.0000   0.2384   1.0000   0.0000   0.0011 &   1.5513 r
  I_SDRAM_TOP/I_SDRAM_IF/U13/Y (NAND2X0_HVT)         0.3788   1.0000            0.4512 &   2.0025 f
  I_SDRAM_TOP/I_SDRAM_IF/n5694 (net)
                               2   1.7336 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A2 (OAI221X2_RVT)
                                            0.0724   0.3788   1.0000   0.0509   0.0509 &   2.0534 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0933   1.0000            0.6590 &   2.7125 r
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.6147 
  I_SDRAM_TOP/I_SDRAM_IF/U72/A2 (OA21X1_RVT)
                                            0.0000   0.0933   1.0000   0.0000   0.0000 &   2.7125 r
  I_SDRAM_TOP/I_SDRAM_IF/U72/Y (OA21X1_RVT)          0.1177   1.0000            0.2260 &   2.9385 r
  I_SDRAM_TOP/I_SDRAM_IF/n227 (net)
                               2   2.2485 
  I_SDRAM_TOP/I_SDRAM_IF/U73/A2 (NOR2X1_RVT)
                                            0.0000   0.1177   1.0000   0.0000   0.0000 &   2.9385 r
  I_SDRAM_TOP/I_SDRAM_IF/U73/Y (NOR2X1_RVT)          0.0662   1.0000            0.2292 &   3.1677 f
  I_SDRAM_TOP/I_SDRAM_IF/n229 (net)
                               2   1.2491 
  I_SDRAM_TOP/I_SDRAM_IF/U74/A1 (OR2X1_RVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 &   3.1677 f
  I_SDRAM_TOP/I_SDRAM_IF/U74/Y (OR2X1_RVT)           0.0795   1.0000            0.2293 &   3.3970 f
  I_SDRAM_TOP/I_SDRAM_IF/n66 (net)
                               2   1.6722 
  I_SDRAM_TOP/I_SDRAM_IF/U83/A1 (NAND3X0_LVT)
                                            0.0048   0.0795   1.0000   0.0033   0.0033 &   3.4003 f
  I_SDRAM_TOP/I_SDRAM_IF/U83/Y (NAND3X0_LVT)         0.0924   1.0000            0.0918 &   3.4922 r
  I_SDRAM_TOP/I_SDRAM_IF/n59 (net)
                               1   1.2357 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_6520_roptpi_6825/A2 (AND3X1_LVT)
                                            0.0070   0.0924   1.0000   0.0049   0.0049 &   3.4970 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_6520_roptpi_6825/Y (AND3X1_LVT)
                                                     0.0670   1.0000            0.1266 &   3.6236 r
  I_SDRAM_TOP/I_SDRAM_IF/tmp_net1170 (net)
                               2   2.1565 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_4093/A3 (AO22X1_RVT)
                                            0.0015   0.0670   1.0000   0.0010   0.0010 &   3.6247 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_4093/Y (AO22X1_RVT)
                                                     0.1317   1.0000            0.2078 &   3.8324 r
  I_SDRAM_TOP/I_SDRAM_IF/n17334 (net)
                               3   2.6116 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4213/A2 (AOI221X1_RVT)
                                            0.0156   0.1317   1.0000   0.0108   0.0108 &   3.8432 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4213/Y (AOI221X1_RVT)
                                                     0.0733   1.0000            0.4019 &   4.2451 f
  I_SDRAM_TOP/I_SDRAM_IF/n4476 (net)
                               1   1.3001 
  I_SDRAM_TOP/I_SDRAM_IF/U7140/A3 (AO21X1_RVT)
                                            0.0086   0.0733   1.0000   0.0060   0.0060 &   4.2511 f
  I_SDRAM_TOP/I_SDRAM_IF/U7140/Y (AO21X1_RVT)        0.1012   1.0000            0.1871 &   4.4382 f
  I_SDRAM_TOP/I_SDRAM_IF/n17363 (net)
                               1   1.8182 
  I_SDRAM_TOP/I_SDRAM_IF/R_10/D (SDFFASX1_RVT)
                                            0.0065   0.1012   1.0000   0.0045   0.0046 &   4.4428 f
  data arrival time                                                                        4.4428

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)        -0.0046   0.0971   0.9500  -0.0007   0.0069 &   4.7474 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1039   0.9500            0.1435 &   4.8909 r
  ZCTSNET_309 (net)            2  15.9933 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1040   0.9500   0.0000   0.0012 &   4.8921 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.0981   0.9500            0.1409 &   5.0330 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  31.2395 
  I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK (SDFFASX1_RVT)
                                            0.0000   0.0981   0.9500   0.0000   0.0016 &   5.0347 r
  clock reconvergence pessimism                                                 0.0955     5.1302
  clock uncertainty                                                            -0.1000     5.0302
  library setup time                                          1.0000           -0.6195     4.4106
  data required time                                                                       4.4106
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4106
  data arrival time                                                                       -4.4428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0321

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0321 
  clock reconvergence pessimism (due to derating)                              -0.0481 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0320 



  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[0] (in)                                   0.0703                     0.0216 &   0.6216 f
  sd_DQ_in[0] (net)            1   1.9629 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8319/A (NBUFFX4_HVT)
                                            0.0057   0.0703   1.0000   0.0039   0.0039 &   0.6255 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8319/Y (NBUFFX4_HVT)
                                                     0.2520   1.0000            0.3337 &   0.9592 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1815 (net)
                               1  14.1020 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6892/A (NBUFFX2_HVT)
                                            0.0549   0.2520   1.0000   0.0380   0.0405 &   0.9997 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6892/Y (NBUFFX2_HVT)
                                                     0.1321   1.0000            0.3850 &   1.3848 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1388 (net)
                               1   0.7020 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6893/A (NBUFFX2_HVT)
                                            0.0000   0.1321   1.0000   0.0000   0.0000 &   1.3848 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6893/Y (NBUFFX2_HVT)
                                                     0.1438   1.0000            0.2997 &   1.6845 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1389 (net)
                               1   1.3682 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6891/A (NBUFFX2_HVT)
                                            0.0087   0.1438   1.0000   0.0060   0.0061 &   1.6905 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6891/Y (NBUFFX2_HVT)
                                                     0.1557   1.0000            0.3201 &   2.0106 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1387 (net)
                               2   2.0671 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6894/A (NBUFFX2_HVT)
                                            0.0118   0.1557   1.0000   0.0082   0.0082 &   2.0188 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6894/Y (NBUFFX2_HVT)
                                                     0.2003   1.0000            0.3629 &   2.3817 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1390 (net)
                               1   4.6473 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_HVT)
                                            0.0171   0.2003   1.0000   0.0121   0.0122 &   2.3938 f
  data arrival time                                                                        2.3938

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   2.5655 f
  ZCTSNET_311 (net)            3  22.3607 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0588   0.9500   0.0000   0.0042 &   2.5697 f
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0564   0.9500            0.1148 &   2.6845 f
  ctosc_gls_3 (net)            1   8.1207 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0040   0.0564   0.9500  -0.0011  -0.0007 &   2.6839 f
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0760   0.9500            0.1193 &   2.8031 f
  ZCTSNET_310 (net)            3  29.1457 
  I_SDRAM_TOP/ZCTSBUF_2490_5619/A (NBUFFX8_LVT)
                                           -0.0033   0.0769   0.9500  -0.0005   0.0078 &   2.8109 f
  I_SDRAM_TOP/ZCTSBUF_2490_5619/Y (NBUFFX8_LVT)      0.0740   0.9500            0.1325 &   2.9435 f
  I_SDRAM_TOP/ZCTSNET_179 (net)
                               3  30.2385 
  I_SDRAM_TOP/ZCTSBUF_2109_5617/A (NBUFFX8_LVT)
                                           -0.0021   0.0746   0.9500  -0.0004   0.0057 &   2.9492 f
  I_SDRAM_TOP/ZCTSBUF_2109_5617/Y (NBUFFX8_LVT)      0.0710   0.9500            0.1288 &   3.0780 f
  I_SDRAM_TOP/ZCTSNET_177 (net)
                              17  27.7247 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0717   0.9500   0.0000   0.0060 &   3.0840 f
  clock reconvergence pessimism                                                 0.0000     3.0840
  clock uncertainty                                                            -0.1000     2.9840
  library setup time                                          1.0000           -0.6153     2.3687
  data required time                                                                       2.3687
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3687
  data arrival time                                                                       -2.3938
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0251

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0530 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0530 

  slack (with derating applied) (VIOLATED)                                     -0.0251 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0279 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/Y (NBUFFX8_LVT)
                                                     0.1171   1.0000            0.1668 &   1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_878 (net)
                              44  40.5299 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0002 &   1.0798 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/Q (SDFFARX2_HVT)
                                                     0.1862   1.0000            1.3357 &   2.4154 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__3_ (net)
                               1   0.6006 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8457/A (NBUFFX2_RVT)
                                            0.0000   0.1862   1.0000   0.0000   0.0000 &   2.4154 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_d_inst_8457/Y (NBUFFX2_RVT)
                                                     0.1001   1.0000            0.2675 &   2.6829 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1891 (net)
                               5   6.4383 
  I_SDRAM_TOP/I_SDRAM_IF/U1344/A2 (MUX41X1_RVT)
                                            0.0000   0.1001   1.0000   0.0000   0.0001 &   2.6830 f
  I_SDRAM_TOP/I_SDRAM_IF/U1344/Y (MUX41X1_RVT)       0.1872   1.0000            0.6115 &   3.2945 f
  I_SDRAM_TOP/I_SDRAM_IF/n1272 (net)
                               2   2.1682 
  I_SDRAM_TOP/I_SDRAM_IF/U3543/A2 (AO22X1_RVT)
                                            0.0263   0.1872   1.0000   0.0185   0.0186 &   3.3131 f
  I_SDRAM_TOP/I_SDRAM_IF/U3543/Y (AO22X1_RVT)        0.0876   1.0000            0.3828 &   3.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/N2268 (net)
                               1   0.7935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/D (SDFFARX1_HVT)
                                            0.0000   0.0876   1.0000   0.0000   0.0000 &   3.6959 f
  data arrival time                                                                        3.6959

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_74361_5564/A (NBUFFX8_LVT)
                                            0.0000   0.0857   0.9500   0.0000   0.0037 &   4.9085 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_74361_5564/Y (NBUFFX8_LVT)
                                                     0.0975   0.9500            0.1331 &   5.0416 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_873 (net)
                              38  31.7098 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0974   0.9500   0.0000   0.0004 &   5.0420 r
  clock reconvergence pessimism                                                 0.0710     5.1130
  clock uncertainty                                                            -0.1000     5.0130
  library setup time                                          1.0000           -1.3417     3.6713
  data required time                                                                       3.6713
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6713
  data arrival time                                                                       -3.6959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0246

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0246 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0102 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_12270_5533/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_14300_5536/A (NBUFFX16_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0076 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_14300_5536/Y (NBUFFX16_LVT)      0.0724   1.0000            0.1124 &   0.5445 r
  I_PCI_TOP/ZCTSNET_243 (net)
                               5  30.6405 
  I_PCI_TOP/ZCTSBUF_12270_5533/A (NBUFFX16_LVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0083 &   0.5528 r
  I_PCI_TOP/ZCTSBUF_12270_5533/Y (NBUFFX16_LVT)      0.0751   1.0000            0.1233 &   0.6761 r
  I_PCI_TOP/ZCTSNET_240 (net)
                              37  38.8541 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0011 &   0.6772 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__4_/QN (SDFFARX1_HVT)
                                                     0.2986   1.0000            0.8616 &   1.5387 r
  I_PCI_TOP/mult_x_27_n807 (net)
                               1   0.9405 
  I_PCI_TOP/HFSBUF_460_1106/A (NBUFFX4_LVT)
                                            0.0334   0.2986   1.0000   0.0231   0.0231 &   1.5619 r
  I_PCI_TOP/HFSBUF_460_1106/Y (NBUFFX4_LVT)          0.1518   1.0000            0.2444 &   1.8063 r
  I_PCI_TOP/HFSNET_122 (net)  16  22.5993 
  I_PCI_TOP/U6236/A1 (OR2X1_RVT)            0.0000   0.1518   1.0000   0.0000   0.0010 &   1.8073 r
  I_PCI_TOP/U6236/Y (OR2X1_RVT)                      0.1333   1.0000            0.2324 &   2.0396 r
  I_PCI_TOP/n6282 (net)        2   3.3689 
  I_PCI_TOP/U6238/A2 (XNOR3X1_RVT)          0.0000   0.1333   1.0000   0.0000   0.0000 &   2.0397 r
  I_PCI_TOP/U6238/Y (XNOR3X1_RVT)                    0.1868   1.0000            0.7789 &   2.8185 f
  I_PCI_TOP/n6323 (net)        3   3.3364 
  I_PCI_TOP/ctmTdsLR_1_3193/A2 (AOI222X1_RVT)
                                            0.0000   0.1868   1.0000   0.0000   0.0000 &   2.8185 f
  I_PCI_TOP/ctmTdsLR_1_3193/Y (AOI222X1_RVT)         0.1538   1.0000            0.6578 &   3.4763 r
  I_PCI_TOP/n6374 (net)        2   4.5515 
  I_PCI_TOP/ctmTdsLR_1_3408/A1 (XNOR3X1_RVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000 &   3.4763 r
  I_PCI_TOP/ctmTdsLR_1_3408/Y (XNOR3X1_RVT)          0.1774   1.0000            0.6760 &   4.1523 f
  I_PCI_TOP/n6426 (net)        1   1.4472 
  I_PCI_TOP/U6438/CI (FADDX1_RVT)           0.0000   0.1774   1.0000   0.0000   0.0000 &   4.1523 f
  I_PCI_TOP/U6438/S (FADDX1_RVT)                     0.1211   1.0000            0.5788 &   4.7311 r
  I_PCI_TOP/n6434 (net)        1   1.6303 
  I_PCI_TOP/U6443/CI (FADDX1_RVT)           0.0000   0.1211   1.0000   0.0000   0.0000 &   4.7311 r
  I_PCI_TOP/U6443/S (FADDX1_RVT)                     0.1382   1.0000            0.4643 &   5.1954 f
  I_PCI_TOP/n6603 (net)        2   1.3634 
  I_PCI_TOP/U6444/A2 (NOR2X1_RVT)           0.0000   0.1382   1.0000   0.0000   0.0000 &   5.1954 f
  I_PCI_TOP/U6444/Y (NOR2X1_RVT)                     0.1078   1.0000            0.3121 &   5.5075 r
  I_PCI_TOP/n10850 (net)       3   2.7521 
  I_PCI_TOP/U6445/A (INVX0_LVT)             0.0062   0.1078   1.0000   0.0043   0.0043 &   5.5119 r
  I_PCI_TOP/U6445/Y (INVX0_LVT)                      0.0631   1.0000            0.0540 &   5.5659 f
  I_PCI_TOP/n10975 (net)       2   1.7260 
  I_PCI_TOP/U6446/A2 (NAND2X0_LVT)          0.0039   0.0631   1.0000   0.0027   0.0027 &   5.5687 f
  I_PCI_TOP/U6446/Y (NAND2X0_LVT)                    0.1421   1.0000            0.1290 &   5.6977 r
  I_PCI_TOP/n10912 (net)       3   2.3817 
  I_PCI_TOP/U6447/A2 (NOR2X0_RVT)           0.0000   0.1421   1.0000   0.0000   0.0000 &   5.6977 r
  I_PCI_TOP/U6447/Y (NOR2X0_RVT)                     0.0637   1.0000            0.2456 &   5.9433 f
  I_PCI_TOP/n6618 (net)        2   1.4009 
  I_PCI_TOP/ctmTdsLR_1_3067/A1 (NAND2X0_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000 &   5.9433 f
  I_PCI_TOP/ctmTdsLR_1_3067/Y (NAND2X0_LVT)          0.1243   1.0000            0.1137 &   6.0569 r
  I_PCI_TOP/n6592 (net)        2   1.9384 
  I_PCI_TOP/U6450/A2 (NOR2X2_RVT)           0.0059   0.1243   1.0000   0.0041   0.0041 &   6.0610 r
  I_PCI_TOP/U6450/Y (NOR2X2_RVT)                     0.0867   1.0000            0.2689 &   6.3300 f
  I_PCI_TOP/n10945 (net)       4   3.9330 
  I_PCI_TOP/U10540/A1 (NAND2X0_RVT)         0.0000   0.0867   1.0000   0.0000   0.0000 &   6.3300 f
  I_PCI_TOP/U10540/Y (NAND2X0_RVT)                   0.2164   1.0000            0.1756 &   6.5055 r
  I_PCI_TOP/n10923 (net)       2   1.6516 
  I_PCI_TOP/ctmTdsLR_1_3922/A2 (OR2X1_RVT)
                                            0.0092   0.2164   1.0000   0.0064   0.0064 &   6.5120 r
  I_PCI_TOP/ctmTdsLR_1_3922/Y (OR2X1_RVT)            0.0700   1.0000            0.2189 &   6.7309 r
  I_PCI_TOP/tmp_net477 (net)   1   0.7288 
  I_PCI_TOP/ctmTdsLR_3_3924/A1 (OA221X1_RVT)
                                            0.0063   0.0700   1.0000   0.0044   0.0044 &   6.7353 r
  I_PCI_TOP/ctmTdsLR_3_3924/Y (OA221X1_RVT)          0.1388   1.0000            0.2965 &   7.0318 r
  I_PCI_TOP/n10905 (net)       1   1.5878 
  I_PCI_TOP/U10551/A1 (XOR2X2_RVT)          0.0000   0.1388   1.0000   0.0000   0.0000 &   7.0318 r
  I_PCI_TOP/U10551/Y (XOR2X2_RVT)                    0.1229   1.0000            0.3980 &   7.4298 f
  I_PCI_TOP/I_PCI_CORE_N395 (net)
                               1   1.1794 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_/D (SDFFARX1_RVT)
                                            0.0167   0.1229   1.0000   0.0117   0.0117 &   7.4415 f
  data arrival time                                                                        7.4415

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_14300_5536/A (NBUFFX16_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_14300_5536/Y (NBUFFX16_LVT)      0.0705   0.9500            0.1050 &   7.9873 r
  I_PCI_TOP/ZCTSNET_243 (net)
                               5  28.2023 
  I_PCI_TOP/ZCTSBUF_12270_5533/A (NBUFFX16_LVT)
                                            0.0000   0.0711   0.9500   0.0000   0.0070 &   7.9943 r
  I_PCI_TOP/ZCTSBUF_12270_5533/Y (NBUFFX16_LVT)      0.0674   0.9500            0.1117 &   8.1060 r
  I_PCI_TOP/ZCTSNET_240 (net)
                              37  31.6609 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__26_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0675   0.9500   0.0000   0.0018 &   8.1078 r
  clock reconvergence pessimism                                                 0.0678     8.1756
  clock uncertainty                                                            -0.1000     8.0756
  library setup time                                          1.0000           -0.6583     7.4173
  data required time                                                                       7.4173
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4173
  data arrival time                                                                       -7.4415
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0316 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0316 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0315 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0241 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[7] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_HVT)
                                            0.0000   0.1100   1.0000   0.0000   0.0011 &   1.0334 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_HVT)       0.2249   1.0000            1.4091 &   2.4425 f
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   2.4598 
  I_SDRAM_TOP/I_SDRAM_IF/U461/A0 (HADDX1_HVT)
                                            0.0006   0.2249   1.0000   0.0004   0.0005 &   2.4429 f
  I_SDRAM_TOP/I_SDRAM_IF/U461/SO (HADDX1_HVT)        0.3233   1.0000            0.8911 &   3.3341 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1   3.4995 
  HFSBUF_4_128/A (NBUFFX4_HVT)              0.0721   0.3233   1.0000   0.0477   0.0477 &   3.3818 f
  HFSBUF_4_128/Y (NBUFFX4_HVT)                       0.2888   1.0000            0.5563 &   3.9381 f
  sd_A[7] (net)                1  18.0031 
  sd_A[7] (out)                             0.0145   0.2894   1.0000   0.0101   0.0126 &   3.9507 f
  data arrival time                                                                        3.9507

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9507
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0238

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0238 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0064 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_26
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_9240_5621/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK (DFFX1_RVT)
                                            0.0000   0.1099   1.0000   0.0000   0.0003 &   1.0326 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/Q (DFFX1_RVT)
                                                     0.0890   1.0000            0.5221 &   1.5547 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_1_ (net)
                               1   1.2773 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8286/A (NBUFFX8_HVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0000 &   1.5547 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_8286/Y (NBUFFX8_HVT)
                                                     0.1563   1.0000            0.2737 &   1.8284 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_1787 (net)
                               5   7.9729 
  I_SDRAM_TOP/I_SDRAM_IF/U2/A1 (AND2X1_RVT)
                                            0.0165   0.1563   1.0000   0.0114   0.0116 &   1.8399 r
  I_SDRAM_TOP/I_SDRAM_IF/U2/Y (AND2X1_RVT)           0.1650   1.0000            0.2478 &   2.0878 r
  I_SDRAM_TOP/I_SDRAM_IF/n219 (net)
                               5   4.6143 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4605/A4 (AO222X1_LVT)
                                            0.0076   0.1650   1.0000   0.0053   0.0053 &   2.0930 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_4605/Y (AO222X1_LVT)
                                                     0.0989   1.0000            0.2129 &   2.3060 r
  I_SDRAM_TOP/I_SDRAM_IF/n14 (net)
                               3   3.5872 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A4 (OAI221X2_RVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0000 &   2.3060 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0758   1.0000            0.3485 &   2.6545 f
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.4122 
  I_SDRAM_TOP/I_SDRAM_IF/U20/A (INVX2_RVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000 &   2.6545 f
  I_SDRAM_TOP/I_SDRAM_IF/U20/Y (INVX2_RVT)           0.0807   1.0000            0.0955 &   2.7499 r
  I_SDRAM_TOP/I_SDRAM_IF/n4470 (net)
                               4   3.8604 
  I_SDRAM_TOP/I_SDRAM_IF/U55/A1 (XOR2X2_RVT)
                                            0.0000   0.0807   1.0000   0.0000   0.0000 &   2.7499 r
  I_SDRAM_TOP/I_SDRAM_IF/U55/Y (XOR2X2_RVT)          0.1342   1.0000            0.3905 &   3.1405 f
  I_SDRAM_TOP/I_SDRAM_IF/n78 (net)
                               3   2.6584 
  I_SDRAM_TOP/I_SDRAM_IF/U106/A2 (AND2X1_RVT)
                                            0.0000   0.1342   1.0000   0.0000   0.0000 &   3.1405 f
  I_SDRAM_TOP/I_SDRAM_IF/U106/Y (AND2X1_RVT)         0.1083   1.0000            0.2633 &   3.4038 f
  I_SDRAM_TOP/I_SDRAM_IF/n4513 (net)
                               3   3.8378 
  I_SDRAM_TOP/I_SDRAM_IF/R_26/D (SDFFASX1_HVT)
                                            0.0085   0.1083   1.0000   0.0059   0.0059 &   3.4097 f
  data arrival time                                                                        3.4097

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)        -0.0046   0.0971   0.9500  -0.0007   0.0069 &   4.7474 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1039   0.9500            0.1435 &   4.8909 r
  ZCTSNET_309 (net)            2  15.9933 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1040   0.9500   0.0000   0.0012 &   4.8921 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.0975   0.9500            0.1408 &   5.0329 r
  ctosc_gls_12 (net)          23  31.0492 
  I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK (SDFFASX1_HVT)
                                            0.0000   0.0975   0.9500   0.0000   0.0016 &   5.0345 r
  clock reconvergence pessimism                                                 0.0761     5.1107
  clock uncertainty                                                            -0.1000     5.0107
  library setup time                                          1.0000           -1.6242     3.3865
  data required time                                                                       3.3865
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3865
  data arrival time                                                                       -3.4097
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0406 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0157 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_10642_5570/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_10642_5570/Y (NBUFFX8_LVT)
                                                     0.1119   1.0000            0.1638 &   1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_879 (net)
                              38  38.0344 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1119   1.0000   0.0000   0.0004 &   1.0770 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/Q (SDFFARX1_HVT)
                                                     0.3098   1.0000            1.3168 &   2.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__8_ (net)
                               5   5.0745 
  I_SDRAM_TOP/I_SDRAM_IF/U2591/A4 (MUX41X1_RVT)
                                            0.0451   0.3098   1.0000   0.0302   0.0303 &   2.4240 f
  I_SDRAM_TOP/I_SDRAM_IF/U2591/Y (MUX41X1_RVT)       0.1834   1.0000            0.8356 &   3.2596 f
  I_SDRAM_TOP/I_SDRAM_IF/n725 (net)
                               2   1.6327 
  I_SDRAM_TOP/I_SDRAM_IF/U2693/A2 (AO22X1_RVT)
                                            0.0122   0.1834   1.0000   0.0085   0.0085 &   3.2681 f
  I_SDRAM_TOP/I_SDRAM_IF/U2693/Y (AO22X1_RVT)        0.0981   1.0000            0.3942 &   3.6622 f
  I_SDRAM_TOP/I_SDRAM_IF/N1774 (net)
                               1   1.5402 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/D (SDFFARX1_HVT)
                                            0.0120   0.0981   1.0000   0.0083   0.0084 &   3.6706 f
  data arrival time                                                                        3.6706

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0818   0.9500            0.1377 &   5.0342 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  42.9656 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0821   0.9500   0.0000   0.0027 &   5.0369 r
  clock reconvergence pessimism                                                 0.0710     5.1078
  clock uncertainty                                                            -0.1000     5.0078
  library setup time                                          1.0000           -1.3587     3.6491
  data required time                                                                       3.6491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6491
  data arrival time                                                                       -3.6706
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0215

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0215 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0072 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_26
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[6] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK (SDFFASX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0019 &   1.0310 r
  I_SDRAM_TOP/I_SDRAM_IF/R_26/Q (SDFFASX1_HVT)       0.2215   1.0000            1.4014 &   2.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/n100 (net)
                               2   2.3471 
  I_SDRAM_TOP/I_SDRAM_IF/U455/B0 (HADDX1_HVT)
                                            0.0269   0.2215   1.0000   0.0187   0.0187 &   2.4511 f
  I_SDRAM_TOP/I_SDRAM_IF/U455/SO (HADDX1_HVT)        0.2615   1.0000            0.8931 &   3.3441 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   3.3723 
  HFSBUF_4_122/A (NBUFFX4_HVT)              0.0626   0.2615   1.0000   0.0430   0.0431 &   3.3872 r
  HFSBUF_4_122/Y (NBUFFX4_HVT)                       0.3560   1.0000            0.5229 &   3.9101 r
  sd_A[6] (net)                1  23.2440 
  sd_A[6] (out)                             0.0453   0.3561   1.0000   0.0316   0.0368 &   3.9469 r
  data arrival time                                                                        3.9469

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0200

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0200 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0026 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_47622_5585/A (NBUFFX8_LVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0039 &   3.0438 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_47622_5585/Y (NBUFFX8_LVT)
                                                     0.0819   1.0000            0.1489 &   3.1928 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_894 (net)
                              42  39.6669 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0820   1.0000   0.0000   0.0018 &   3.1946 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/Q (SDFFNARX1_HVT)
                                                     0.2953   1.0000            1.1956 &   4.3902 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_877 (net)
                               5   4.2084 
  I_SDRAM_TOP/I_SDRAM_IF/U5018/A4 (MUX41X1_RVT)
                                            0.0347   0.2953   1.0000   0.0221   0.0221 &   4.4123 f
  I_SDRAM_TOP/I_SDRAM_IF/U5018/Y (MUX41X1_RVT)       0.1843   1.0000            0.8279 &   5.2402 f
  I_SDRAM_TOP/I_SDRAM_IF/n3460 (net)
                               2   1.7584 
  I_SDRAM_TOP/I_SDRAM_IF/U6594/A4 (AO22X1_HVT)
                                            0.0000   0.1843   1.0000   0.0000   0.0000 &   5.2402 f
  I_SDRAM_TOP/I_SDRAM_IF/U6594/Y (AO22X1_HVT)        0.1825   1.0000            0.4536 &   5.6938 f
  I_SDRAM_TOP/I_SDRAM_IF/N2682 (net)
                               1   1.1759 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/D (SDFFNARX1_HVT)
                                            0.0179   0.1825   1.0000   0.0124   0.0124 &   5.7062 f
  data arrival time                                                                        5.7062

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_49222_5583/A (NBUFFX8_LVT)
                                            0.0000   0.0705   0.9500   0.0000   0.0032 &   7.0647 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_49222_5583/Y (NBUFFX8_LVT)
                                                     0.0729   0.9500            0.1328 &   7.1975 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_892 (net)
                              34  32.0029 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0731   0.9500   0.0000   0.0019 &   7.1993 f
  clock reconvergence pessimism                                                 0.0785     7.2779
  clock uncertainty                                                            -0.1000     7.1779
  library setup time                                          1.0000           -1.4913     5.6866
  data required time                                                                       5.6866
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6866
  data arrival time                                                                       -5.7062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0536 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0536 

  slack (with derating applied) (VIOLATED)                                     -0.0197 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0124 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8953_5573/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8953_5573/Y (NBUFFX8_LVT)
                                                     0.1097   1.0000            0.1629 &   1.0757 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_882 (net)
                              40  37.2246 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1097   1.0000   0.0000   0.0001 &   1.0758 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__0_/Q (SDFFARX1_HVT)
                                                     0.2914   1.0000            1.3039 &   2.3797 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__0_ (net)
                               5   4.5652 
  I_SDRAM_TOP/I_SDRAM_IF/U3236/A4 (MUX41X1_RVT)
                                            0.0268   0.2914   1.0000   0.0186   0.0186 &   2.3983 f
  I_SDRAM_TOP/I_SDRAM_IF/U3236/Y (MUX41X1_RVT)       0.1908   1.0000            0.8439 &   3.2421 f
  I_SDRAM_TOP/I_SDRAM_IF/n1024 (net)
                               2   2.5771 
  I_SDRAM_TOP/I_SDRAM_IF/U3238/A2 (AO22X1_RVT)
                                            0.0233   0.1908   1.0000   0.0162   0.0162 &   3.2583 f
  I_SDRAM_TOP/I_SDRAM_IF/U3238/Y (AO22X1_RVT)        0.1078   1.0000            0.4184 &   3.6767 f
  I_SDRAM_TOP/I_SDRAM_IF/N785 (net)
                               1   2.7633 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/D (SDFFARX1_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0001 &   3.6768 f
  data arrival time                                                                        3.6768

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/A (NBUFFX8_LVT)
                                            0.0000   0.0857   0.9500   0.0000   0.0037 &   4.9084 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/Y (NBUFFX8_LVT)
                                                     0.0963   0.9500            0.1317 &   5.0401 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_872 (net)
                              37  30.8021 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0964   0.9500   0.0000   0.0010 &   5.0412 r
  clock reconvergence pessimism                                                 0.0710     5.1121
  clock uncertainty                                                            -0.1000     5.0121
  library setup time                                          1.0000           -1.3543     3.6579
  data required time                                                                       3.6579
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6579
  data arrival time                                                                       -3.6768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0189

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0481 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0481 

  slack (with derating applied) (VIOLATED)                                     -0.0189 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0045 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_58217_5594/A (NBUFFX8_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0021 &   3.0421 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_58217_5594/Y (NBUFFX8_LVT)
                                                     0.0832   1.0000            0.1493 &   3.1914 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_903 (net)
                              41  40.3650 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0017 &   3.1932 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/Q (SDFFNARX1_HVT)
                                                     0.3535   1.0000            1.2347 &   4.4278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_934 (net)
                               5   5.8488 
  I_SDRAM_TOP/I_SDRAM_IF/U6130/A4 (MUX41X1_RVT)
                                            0.0436   0.3535   1.0000   0.0291   0.0292 &   4.4570 f
  I_SDRAM_TOP/I_SDRAM_IF/U6130/Y (MUX41X1_RVT)       0.1863   1.0000            0.8819 &   5.3388 f
  I_SDRAM_TOP/I_SDRAM_IF/n3900 (net)
                               2   2.0634 
  I_SDRAM_TOP/I_SDRAM_IF/U6893/A2 (AO22X1_RVT)
                                            0.0337   0.1863   1.0000   0.0242   0.0242 &   5.3630 f
  I_SDRAM_TOP/I_SDRAM_IF/U6893/Y (AO22X1_RVT)        0.0927   1.0000            0.3816 &   5.7446 f
  I_SDRAM_TOP/I_SDRAM_IF/N2566 (net)
                               1   0.7707 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_/D (SDFFNARX1_HVT)
                                            0.0055   0.0927   1.0000   0.0038   0.0038 &   5.7484 f
  data arrival time                                                                        5.7484

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_65259_5591/A (NBUFFX8_LVT)
                                            0.0000   0.0704   0.9500   0.0000   0.0016 &   7.0630 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_65259_5591/Y (NBUFFX8_LVT)
                                                     0.0724   0.9500            0.1345 &   7.1975 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_900 (net)
                              37  33.2519 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__4_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0724   0.9500   0.0000   0.0001 &   7.1976 f
  clock reconvergence pessimism                                                 0.0785     7.2761
  clock uncertainty                                                            -0.1000     7.1761
  library setup time                                          1.0000           -1.4465     5.7296
  data required time                                                                       5.7296
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7296
  data arrival time                                                                       -5.7484
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0188

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.0188 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0116 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_62301_5592/A (NBUFFX8_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0024 &   3.0424 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_62301_5592/Y (NBUFFX8_LVT)
                                                     0.0807   1.0000            0.1490 &   3.1914 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_901 (net)
                              42  39.4035 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0009 &   3.1923 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/Q (SDFFNARX1_HVT)
                                                     0.3204   1.0000            1.2111 &   4.4034 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_188 (net)
                               5   4.9160 
  I_SDRAM_TOP/I_SDRAM_IF/U4570/A4 (MUX41X1_RVT)
                                            0.0868   0.3204   1.0000   0.0590   0.0590 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/U4570/Y (MUX41X1_RVT)       0.1936   1.0000            0.8735 &   5.3359 f
  I_SDRAM_TOP/I_SDRAM_IF/n2536 (net)
                               2   2.9125 
  I_SDRAM_TOP/I_SDRAM_IF/U5145/A2 (AO22X1_RVT)
                                            0.0299   0.1936   1.0000   0.0207   0.0207 &   5.3566 f
  I_SDRAM_TOP/I_SDRAM_IF/U5145/Y (AO22X1_RVT)        0.0927   1.0000            0.3875 &   5.7441 f
  I_SDRAM_TOP/I_SDRAM_IF/N3860 (net)
                               1   0.7748 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D (SDFFNARX1_HVT)
                                            0.0047   0.0927   1.0000   0.0033   0.0033 &   5.7474 f
  data arrival time                                                                        5.7474

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_59929_5593/A (NBUFFX8_LVT)
                                            0.0000   0.0704   0.9500   0.0000   0.0020 &   7.0635 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_59929_5593/Y (NBUFFX8_LVT)
                                                     0.0725   0.9500            0.1339 &   7.1974 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_902 (net)
                              40  32.7695 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0725   0.9500   0.0000   0.0006 &   7.1980 f
  clock reconvergence pessimism                                                 0.0785     7.2765
  clock uncertainty                                                            -0.1000     7.1765
  library setup time                                          1.0000           -1.4464     5.7301
  data required time                                                                       5.7301
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7301
  data arrival time                                                                       -5.7474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0173

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.0173 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0101 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0808   1.0000            0.1557 &   3.0467 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  18.8605 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7436_5607/A (NBUFFX16_LVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0006 &   3.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7436_5607/Y (NBUFFX16_LVT)
                                                     0.0662   1.0000            0.1460 &   3.1932 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_916 (net)
                              51  45.4592 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0001 &   3.1933 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/Q (SDFFNARX1_HVT)
                                                     0.3365   1.0000            1.2105 &   4.4038 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_292 (net)
                               5   5.3663 
  I_SDRAM_TOP/I_SDRAM_IF/U5015/A4 (MUX41X1_RVT)
                                            0.0700   0.3365   1.0000   0.0457   0.0458 &   4.4495 f
  I_SDRAM_TOP/I_SDRAM_IF/U5015/Y (MUX41X1_RVT)       0.1853   1.0000            0.8649 &   5.3144 f
  I_SDRAM_TOP/I_SDRAM_IF/n2515 (net)
                               2   1.9218 
  I_SDRAM_TOP/I_SDRAM_IF/U5017/A2 (AO22X1_RVT)
                                            0.0315   0.1853   1.0000   0.0226   0.0226 &   5.3370 f
  I_SDRAM_TOP/I_SDRAM_IF/U5017/Y (AO22X1_RVT)        0.1016   1.0000            0.4070 &   5.7440 f
  I_SDRAM_TOP/I_SDRAM_IF/N3728 (net)
                               1   2.2400 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D (SDFFNARX1_HVT)
                                            0.0078   0.1016   1.0000   0.0054   0.0054 &   5.7494 f
  data arrival time                                                                        5.7494

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0764   0.9500            0.1417 &   7.0675 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  16.9891 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_11029_5609/A (NBUFFX8_LVT)
                                            0.0000   0.0764   0.9500   0.0000   0.0005 &   7.0680 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_11029_5609/Y (NBUFFX8_LVT)
                                                     0.0704   0.9500            0.1368 &   7.2048 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_918 (net)
                              37  31.3758 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0704   0.9500   0.0000   0.0001 &   7.2048 f
  clock reconvergence pessimism                                                 0.0792     7.2840
  clock uncertainty                                                            -0.1000     7.1840
  library setup time                                          1.0000           -1.4516     5.7324
  data required time                                                                       5.7324
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7324
  data arrival time                                                                       -5.7494
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0170

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0539 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0539 

  slack (with derating applied) (VIOLATED)                                     -0.0170 
  clock reconvergence pessimism (due to derating)                              -0.0467 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0098 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: ZCTSBUF_25576_5540/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ctosc_gls_inst_5890/A (NBUFFX8_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ctosc_gls_inst_5890/Y (NBUFFX8_LVT)      0.1074   1.0000            0.1345 &   0.6778 r
  I_PCI_TOP/ctosc_gls_11 (net)
                              30  36.1579 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1077   1.0000   0.0000   0.0019 &   0.6797 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__14_/QN (SDFFARX1_HVT)
                                                     0.3890   1.0000            0.9862 &   1.6659 r
  I_PCI_TOP/mult_x_30_n797 (net)
                               3   3.2734 
  I_PCI_TOP/U7712/A1 (OR2X1_HVT)            0.0407   0.3890   1.0000   0.0282   0.0282 &   1.6941 r
  I_PCI_TOP/U7712/Y (OR2X1_HVT)                      0.1861   1.0000            0.5417 &   2.2358 r
  I_PCI_TOP/n7768 (net)        2   1.9451 
  I_PCI_TOP/U7741/A2 (XNOR3X1_RVT)          0.0000   0.1861   1.0000   0.0000   0.0000 &   2.2358 r
  I_PCI_TOP/U7741/Y (XNOR3X1_RVT)                    0.3192   1.0000            0.8032 &   3.0389 r
  I_PCI_TOP/n7808 (net)        2   6.1581 
  I_PCI_TOP/ctmTdsLR_1_2818/A1 (XOR3X1_RVT)
                                            0.0459   0.3192   1.0000   0.0319   0.0321 &   3.0710 r
  I_PCI_TOP/ctmTdsLR_1_2818/Y (XOR3X1_RVT)           0.1514   1.0000            0.7819 &   3.8529 f
  I_PCI_TOP/n7888 (net)        1   3.6653 
  I_PCI_TOP/U7884/CI (FADDX1_RVT)           0.0066   0.1514   1.0000   0.0045   0.0046 &   3.8575 f
  I_PCI_TOP/U7884/CO (FADDX1_RVT)                    0.1567   1.0000            0.3987 &   4.2562 f
  I_PCI_TOP/n7886 (net)        2   3.3855 
  I_PCI_TOP/U9537/B (FADDX1_RVT)            0.0000   0.1567   1.0000   0.0000   0.0000 &   4.2563 f
  I_PCI_TOP/U9537/CO (FADDX1_RVT)                    0.1445   1.0000            0.3711 &   4.6274 f
  I_PCI_TOP/n7949 (net)        1   2.5362 
  I_PCI_TOP/U7945/B (FADDX1_RVT)            0.0000   0.1445   1.0000   0.0000   0.0000 &   4.6274 f
  I_PCI_TOP/U7945/S (FADDX1_RVT)                     0.1234   1.0000            0.5456 &   5.1730 r
  I_PCI_TOP/n1524 (net)        2   1.7454 
  I_PCI_TOP/U7948/A1 (NOR2X0_RVT)           0.0090   0.1234   1.0000   0.0062   0.0062 &   5.1792 r
  I_PCI_TOP/U7948/Y (NOR2X0_RVT)                     0.0606   1.0000            0.2419 &   5.4211 f
  I_PCI_TOP/n7955 (net)        2   1.2079 
  I_PCI_TOP/U8184/A1 (OA21X1_RVT)           0.0000   0.0606   1.0000   0.0000   0.0000 &   5.4211 f
  I_PCI_TOP/U8184/Y (OA21X1_RVT)                     0.1030   1.0000            0.2979 &   5.7190 f
  I_PCI_TOP/n10637 (net)       2   1.8108 
  I_PCI_TOP/ctmTdsLR_1_4004/A4 (OAI221X1_RVT)
                                            0.0140   0.1030   1.0000   0.0095   0.0095 &   5.7285 f
  I_PCI_TOP/ctmTdsLR_1_4004/Y (OAI221X1_RVT)         0.0886   1.0000            0.4410 &   6.1695 r
  I_PCI_TOP/n10647 (net)       2   1.4899 
  I_PCI_TOP/U10368/A (INVX0_RVT)            0.0000   0.0886   1.0000   0.0000   0.0000 &   6.1695 r
  I_PCI_TOP/U10368/Y (INVX0_RVT)                     0.0502   1.0000            0.0672 &   6.2367 f
  I_PCI_TOP/n10648 (net)       1   0.6732 
  I_PCI_TOP/U10369/A3 (OA21X1_RVT)          0.0034   0.0502   1.0000   0.0024   0.0024 &   6.2391 f
  I_PCI_TOP/U10369/Y (OA21X1_RVT)                    0.0954   1.0000            0.1897 &   6.4288 f
  I_PCI_TOP/n10676 (net)       2   1.2193 
  I_PCI_TOP/U10373/A1 (OA21X1_RVT)          0.0000   0.0954   1.0000   0.0000   0.0000 &   6.4288 f
  I_PCI_TOP/U10373/Y (OA21X1_RVT)                    0.0966   1.0000            0.3161 &   6.7450 f
  I_PCI_TOP/n10745 (net)       2   1.3076 
  I_PCI_TOP/ctmTdsLR_3_2950/A4 (OA221X1_RVT)
                                            0.0058   0.0966   1.0000   0.0040   0.0040 &   6.7490 f
  I_PCI_TOP/ctmTdsLR_3_2950/Y (OA221X1_RVT)          0.1502   1.0000            0.3659 &   7.1149 f
  I_PCI_TOP/n10754 (net)       2   1.6036 
  I_PCI_TOP/ctmTdsLR_1_6338/A2 (OA21X1_RVT)
                                            0.0206   0.1502   1.0000   0.0145   0.0145 &   7.1293 f
  I_PCI_TOP/ctmTdsLR_1_6338/Y (OA21X1_RVT)           0.0936   1.0000            0.3027 &   7.4320 f
  I_PCI_TOP/I_PCI_CORE_N493 (net)
                               1   1.0716 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_/D (SDFFARX1_RVT)
                                            0.0124   0.0936   1.0000   0.0087   0.0087 &   7.4407 f
  data arrival time                                                                        7.4407

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_14300_5536/A (NBUFFX16_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_14300_5536/Y (NBUFFX16_LVT)      0.0705   0.9500            0.1050 &   7.9873 r
  I_PCI_TOP/ZCTSNET_243 (net)
                               5  28.2023 
  I_PCI_TOP/ZCTSBUF_8492_5532/A (NBUFFX8_LVT)
                                            0.0000   0.0711   0.9500   0.0000   0.0046 &   7.9919 r
  I_PCI_TOP/ZCTSBUF_8492_5532/Y (NBUFFX8_LVT)        0.0857   0.9500            0.1194 &   8.1113 r
  I_PCI_TOP/ZCTSNET_239 (net)
                              32  26.3431 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__28_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0858   0.9500   0.0000   0.0005 &   8.1117 r
  clock reconvergence pessimism                                                 0.0466     8.1583
  clock uncertainty                                                            -0.1000     8.0583
  library setup time                                          1.0000           -0.6344     7.4239
  data required time                                                                       7.4239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4239
  data arrival time                                                                       -7.4407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0168

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0318 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0318 

  slack (with derating applied) (VIOLATED)                                     -0.0168 
  clock reconvergence pessimism (due to derating)                              -0.0194 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0044 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/Y (NBUFFX4_LVT)
                                                     0.0758   1.0000            0.1520 &   3.0430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_888 (net)
                               4  16.7138 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16727_5575/A (NBUFFX16_LVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0006 &   3.0436 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16727_5575/Y (NBUFFX16_LVT)
                                                     0.0715   1.0000            0.1447 &   3.1883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_884 (net)
                              50  51.1086 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0719   1.0000   0.0000   0.0024 &   3.1907 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/Q (SDFFNARX1_HVT)
                                                     0.3417   1.0000            1.2182 &   4.4089 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_61 (net)
                               5   5.5137 
  I_SDRAM_TOP/I_SDRAM_IF/U4432/A4 (MUX41X1_RVT)
                                            0.0411   0.3417   1.0000   0.0276   0.0276 &   4.4365 f
  I_SDRAM_TOP/I_SDRAM_IF/U4432/Y (MUX41X1_RVT)       0.1914   1.0000            0.8847 &   5.3212 f
  I_SDRAM_TOP/I_SDRAM_IF/n2533 (net)
                               2   2.6508 
  I_SDRAM_TOP/I_SDRAM_IF/U5137/A2 (AO22X1_RVT)
                                            0.0395   0.1914   1.0000   0.0258   0.0258 &   5.3470 f
  I_SDRAM_TOP/I_SDRAM_IF/U5137/Y (AO22X1_RVT)        0.0864   1.0000            0.3904 &   5.7374 f
  I_SDRAM_TOP/I_SDRAM_IF/N4097 (net)
                               1   0.9805 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   5.7375 f
  data arrival time                                                                        5.7375

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0764   0.9500            0.1417 &   7.0675 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  16.9891 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/A (NBUFFX16_LVT)
                                            0.0000   0.0764   0.9500   0.0000   0.0005 &   7.0680 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y (NBUFFX16_LVT)
                                                     0.0661   0.9500            0.1330 &   7.2010 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_917 (net)
                              47  41.4990 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0664   0.9500   0.0000   0.0019 &   7.2029 f
  clock reconvergence pessimism                                                 0.0651     7.2680
  clock uncertainty                                                            -0.1000     7.1680
  library setup time                                          1.0000           -1.4466     5.7214
  data required time                                                                       5.7214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7214
  data arrival time                                                                       -5.7375
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0161

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0538 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0538 

  slack (with derating applied) (VIOLATED)                                     -0.0161 
  clock reconvergence pessimism (due to derating)                              -0.0392 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0015 



  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[9] (in)                                   0.0646                     0.0187 &   0.6187 f
  sd_DQ_in[9] (net)            1   1.6961 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_541/A (NBUFFX2_HVT)
                                            0.0052   0.0646   1.0000   0.0036   0.0036 &   0.6223 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_541/Y (NBUFFX2_HVT)
                                                     0.1584   1.0000            0.2593 &   0.8816 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_73 (net)
                               1   2.1466 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7017/A (NBUFFX2_HVT)
                                            0.0277   0.1584   1.0000   0.0199   0.0199 &   0.9015 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7017/Y (NBUFFX2_HVT)
                                                     0.1314   1.0000            0.3094 &   1.2109 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1479 (net)
                               1   0.6941 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7018/A (NBUFFX2_HVT)
                                            0.0110   0.1314   1.0000   0.0076   0.0076 &   1.2185 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7018/Y (NBUFFX2_HVT)
                                                     0.1371   1.0000            0.2928 &   1.5113 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1480 (net)
                               1   0.9783 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7016/A (NBUFFX4_HVT)
                                            0.0084   0.1371   1.0000   0.0058   0.0058 &   1.5172 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7016/Y (NBUFFX4_HVT)
                                                     0.2710   1.0000            0.3973 &   1.9144 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1478 (net)
                               2  16.2260 
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_h_inst_7914/A (NBUFFX2_HVT)
                                            0.0499   0.2711   1.0000   0.0351   0.0386 &   1.9531 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_h_inst_7914/Y (NBUFFX2_HVT)
                                                     0.1660   1.0000            0.4297 &   2.3828 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_net_1748 (net)
                               1   2.5550 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_HVT)
                                            0.0000   0.1660   1.0000   0.0000   0.0000 &   2.3828 f
  data arrival time                                                                        2.3828

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0872                     0.0307 &   2.0807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   2.0822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   2.3291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   2.3292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   2.4656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   2.4656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   2.5655 f
  ZCTSNET_311 (net)            3  22.3607 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0588   0.9500   0.0000   0.0042 &   2.5697 f
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0564   0.9500            0.1148 &   2.6845 f
  ctosc_gls_3 (net)            1   8.1207 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0040   0.0564   0.9500  -0.0011  -0.0007 &   2.6839 f
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0760   0.9500            0.1193 &   2.8031 f
  ZCTSNET_310 (net)            3  29.1457 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0033   0.0770   0.9500  -0.0005   0.0075 &   2.8107 f
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.0662   0.9500            0.1202 &   2.9308 f
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  10.9751 
  I_SDRAM_TOP/ZCTSBUF_4516_5623/A (NBUFFX8_LVT)
                                           -0.0023   0.0662   0.9500  -0.0003   0.0000 &   2.9308 f
  I_SDRAM_TOP/ZCTSBUF_4516_5623/Y (NBUFFX8_LVT)      0.0714   0.9500            0.1304 &   3.0613 f
  I_SDRAM_TOP/ZCTSNET_182 (net)
                              22  31.8990 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_HVT)
                                            0.0000   0.0715   0.9500   0.0000   0.0009 &   3.0622 f
  clock reconvergence pessimism                                                 0.0000     3.0622
  clock uncertainty                                                            -0.1000     2.9622
  library setup time                                          1.0000           -0.5954     2.3668
  data required time                                                                       2.3668
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3668
  data arrival time                                                                       -2.3828
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0160

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0519 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0519 

  slack (with derating applied) (VIOLATED)                                     -0.0160 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0359 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0954   1.0000            0.1534 &   0.8926 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  28.1997 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_24770_5543/A (NBUFFX8_LVT)
                                            0.0000   0.0959   1.0000   0.0000   0.0059 &   0.8985 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_24770_5543/Y (NBUFFX8_LVT)
                                                     0.1136   1.0000            0.1534 &   1.0520 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_852 (net)
                              40  38.7098 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1137   1.0000   0.0000   0.0012 &   1.0532 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/Q (SDFFARX1_HVT)
                                                     0.3272   1.0000            1.3288 &   2.3819 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_15__14_ (net)
                               5   5.5548 
  I_SDRAM_TOP/I_SDRAM_IF/U696/A4 (MUX41X1_RVT)
                                            0.0400   0.3272   1.0000   0.0267   0.0267 &   2.4087 f
  I_SDRAM_TOP/I_SDRAM_IF/U696/Y (MUX41X1_RVT)        0.1870   1.0000            0.8630 &   3.2716 f
  I_SDRAM_TOP/I_SDRAM_IF/n1648 (net)
                               2   2.1445 
  I_SDRAM_TOP/I_SDRAM_IF/U703/A2 (AO22X1_RVT)
                                            0.0399   0.1870   1.0000   0.0273   0.0273 &   3.2990 f
  I_SDRAM_TOP/I_SDRAM_IF/U703/Y (AO22X1_RVT)         0.0929   1.0000            0.3937 &   3.6927 f
  I_SDRAM_TOP/I_SDRAM_IF/N1115 (net)
                               1   1.3546 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/D (SDFFARX1_HVT)
                                            0.0146   0.0929   1.0000   0.0104   0.0104 &   3.7031 f
  data arrival time                                                                        3.7031

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0862   0.9500            0.1348 &   4.9030 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  24.2436 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_28607_5546/A (NBUFFX8_LVT)
                                            0.0000   0.0866   0.9500   0.0000   0.0044 &   4.9074 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_28607_5546/Y (NBUFFX8_LVT)
                                                     0.0981   0.9500            0.1328 &   5.0402 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_855 (net)
                              35  31.4737 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0983   0.9500   0.0000   0.0015 &   5.0417 r
  clock reconvergence pessimism                                                 0.0897     5.1314
  clock uncertainty                                                            -0.1000     5.0314
  library setup time                                          1.0000           -1.3442     3.6872
  data required time                                                                       3.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6872
  data arrival time                                                                       -3.7031
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0158

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0158 
  clock reconvergence pessimism (due to derating)                              -0.0409 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0085 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/A (NBUFFX16_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0104 &   0.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/Y (NBUFFX16_LVT)
                                                     0.0881   1.0000            0.1444 &   1.0490 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_870 (net)
                              57  52.3489 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0004 &   1.0495 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__23_/Q (SDFFARX1_HVT)
                                                     0.3088   1.0000            1.2986 &   2.3480 f
  I_SDRAM_TOP/I_SDRAM_IF/n17402 (net)
                               5   5.0359 
  I_SDRAM_TOP/I_SDRAM_IF/U3187/A4 (MUX41X1_RVT)
                                            0.0599   0.3088   1.0000   0.0401   0.0401 &   2.3881 f
  I_SDRAM_TOP/I_SDRAM_IF/U3187/Y (MUX41X1_RVT)       0.1909   1.0000            0.8579 &   3.2460 f
  I_SDRAM_TOP/I_SDRAM_IF/n1518 (net)
                               2   2.5988 
  I_SDRAM_TOP/I_SDRAM_IF/U3749/A2 (AO22X1_RVT)
                                            0.0288   0.1909   1.0000   0.0198   0.0199 &   3.2659 f
  I_SDRAM_TOP/I_SDRAM_IF/U3749/Y (AO22X1_RVT)        0.1113   1.0000            0.4226 &   3.6885 f
  I_SDRAM_TOP/I_SDRAM_IF/N966 (net)
                               1   3.0678 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/D (SDFFARX1_HVT)
                                            0.0132   0.1113   1.0000   0.0092   0.0092 &   3.6977 f
  data arrival time                                                                        3.6977

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/A (NBUFFX16_LVT)
                                            0.0000   0.0859   0.9500   0.0000   0.0082 &   4.9130 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_54066_5561/Y (NBUFFX16_LVT)
                                                     0.0815   0.9500            0.1286 &   5.0415 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_870 (net)
                              57  46.1604 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0815   0.9500   0.0000   0.0004 &   5.0419 r
  clock reconvergence pessimism                                                 0.1075     5.1494
  clock uncertainty                                                            -0.1000     5.0494
  library setup time                                          1.0000           -1.3669     3.6825
  data required time                                                                       3.6825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6825
  data arrival time                                                                       -3.6977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0152

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0152 
  clock reconvergence pessimism (due to derating)                              -0.0482 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0152 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_62301_5592/A (NBUFFX8_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0024 &   3.0424 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_62301_5592/Y (NBUFFX8_LVT)
                                                     0.0807   1.0000            0.1490 &   3.1914 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_901 (net)
                              42  39.4035 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0009 &   3.1923 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__17_/Q (SDFFNARX1_HVT)
                                                     0.3401   1.0000            1.2240 &   4.4163 f
  I_SDRAM_TOP/I_SDRAM_IF/n17377 (net)
                               5   5.4716 
  I_SDRAM_TOP/I_SDRAM_IF/U6078/A4 (MUX41X1_RVT)
                                            0.0793   0.3401   1.0000   0.0545   0.0545 &   4.4709 f
  I_SDRAM_TOP/I_SDRAM_IF/U6078/Y (MUX41X1_RVT)       0.1865   1.0000            0.8718 &   5.3427 f
  I_SDRAM_TOP/I_SDRAM_IF/n3443 (net)
                               2   2.0843 
  I_SDRAM_TOP/I_SDRAM_IF/U6080/A2 (AO22X1_RVT)
                                            0.0325   0.1865   1.0000   0.0229   0.0229 &   5.3656 f
  I_SDRAM_TOP/I_SDRAM_IF/U6080/Y (AO22X1_RVT)        0.0948   1.0000            0.3852 &   5.7508 f
  I_SDRAM_TOP/I_SDRAM_IF/N3778 (net)
                               1   0.9209 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0948   1.0000   0.0000   0.0000 &   5.7508 f
  data arrival time                                                                        5.7508

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50878_5582/A (NBUFFX8_LVT)
                                            0.0000   0.0705   0.9500   0.0000   0.0032 &   7.0647 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50878_5582/Y (NBUFFX8_LVT)
                                                     0.0773   0.9500            0.1373 &   7.2019 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_891 (net)
                              45  36.8526 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0774   0.9500   0.0000   0.0004 &   7.2023 f
  clock reconvergence pessimism                                                 0.0785     7.2808
  clock uncertainty                                                            -0.1000     7.1808
  library setup time                                          1.0000           -1.4448     5.7360
  data required time                                                                       5.7360
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7360
  data arrival time                                                                       -5.7508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0148

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0538 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0538 

  slack (with derating applied) (VIOLATED)                                     -0.0148 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22934_5579/Y (NBUFFX4_LVT)
                                                     0.0758   1.0000            0.1520 &   3.0430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_888 (net)
                               4  16.7138 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16727_5575/A (NBUFFX16_LVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0006 &   3.0436 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16727_5575/Y (NBUFFX16_LVT)
                                                     0.0715   1.0000            0.1447 &   3.1883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_884 (net)
                              50  51.1086 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0719   1.0000   0.0000   0.0023 &   3.1906 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q (SDFFNARX1_HVT)
                                                     0.3415   1.0000            1.2181 &   4.4087 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_73 (net)
                               5   5.5079 
  I_SDRAM_TOP/I_SDRAM_IF/U5423/A4 (MUX41X1_RVT)
                                            0.0701   0.3415   1.0000   0.0477   0.0477 &   4.4564 f
  I_SDRAM_TOP/I_SDRAM_IF/U5423/Y (MUX41X1_RVT)       0.1831   1.0000            0.8589 &   5.3153 f
  I_SDRAM_TOP/I_SDRAM_IF/n2633 (net)
                               2   1.5869 
  I_SDRAM_TOP/I_SDRAM_IF/U5425/A2 (AO22X1_RVT)
                                            0.0298   0.1831   1.0000   0.0213   0.0213 &   5.3367 f
  I_SDRAM_TOP/I_SDRAM_IF/U5425/Y (AO22X1_RVT)        0.0905   1.0000            0.3898 &   5.7265 f
  I_SDRAM_TOP/I_SDRAM_IF/N4109 (net)
                               1   1.3121 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D (SDFFNARX1_HVT)
                                            0.0106   0.0905   1.0000   0.0073   0.0074 &   5.7339 f
  data arrival time                                                                        5.7339

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0764   0.9500            0.1417 &   7.0675 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  16.9891 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/A (NBUFFX16_LVT)
                                            0.0000   0.0764   0.9500   0.0000   0.0005 &   7.0680 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y (NBUFFX16_LVT)
                                                     0.0661   0.9500            0.1330 &   7.2010 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_917 (net)
                              47  41.4990 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0665   0.9500   0.0000   0.0019 &   7.2028 f
  clock reconvergence pessimism                                                 0.0651     7.2679
  clock uncertainty                                                            -0.1000     7.1679
  library setup time                                          1.0000           -1.4485     5.7194
  data required time                                                                       5.7194
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7194
  data arrival time                                                                       -5.7339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0144

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0538 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0538 

  slack (with derating applied) (VIOLATED)                                     -0.0144 
  clock reconvergence pessimism (due to derating)                              -0.0392 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0001 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_68785_5557/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0103 &   0.9045 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_68785_5557/Y (NBUFFX8_LVT)
                                                     0.1232   1.0000            0.1597 &   1.0642 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_866 (net)
                              47  43.5866 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1229   1.0000   0.0000   0.0004 &   1.0646 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/Q (SDFFARX1_HVT)
                                                     0.2975   1.0000            1.3173 &   2.3819 f
  I_SDRAM_TOP/I_SDRAM_IF/n17470 (net)
                               5   4.7384 
  I_SDRAM_TOP/I_SDRAM_IF/U3688/A4 (MUX41X1_RVT)
                                            0.0322   0.2975   1.0000   0.0217   0.0217 &   2.4036 f
  I_SDRAM_TOP/I_SDRAM_IF/U3688/Y (MUX41X1_RVT)       0.1844   1.0000            0.8304 &   3.2340 f
  I_SDRAM_TOP/I_SDRAM_IF/n2242 (net)
                               2   1.7849 
  I_SDRAM_TOP/I_SDRAM_IF/U3690/A2 (AO22X1_RVT)
                                            0.0366   0.1844   1.0000   0.0263   0.0263 &   3.2603 f
  I_SDRAM_TOP/I_SDRAM_IF/U3690/Y (AO22X1_RVT)        0.1030   1.0000            0.4078 &   3.6681 f
  I_SDRAM_TOP/I_SDRAM_IF/N1534 (net)
                               1   2.3531 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/D (SDFFARX1_HVT)
                                            0.0149   0.1030   1.0000   0.0105   0.0106 &   3.6787 f
  data arrival time                                                                        3.6787

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_59505_5560/A (NBUFFX16_LVT)
                                            0.0000   0.0859   0.9500   0.0000   0.0081 &   4.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_59505_5560/Y (NBUFFX16_LVT)
                                                     0.0786   0.9500            0.1243 &   5.0371 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_869 (net)
                              50  40.9007 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0788   0.9500   0.0000   0.0027 &   5.0398 r
  clock reconvergence pessimism                                                 0.0895     5.1293
  clock uncertainty                                                            -0.1000     5.0293
  library setup time                                          1.0000           -1.3639     3.6654
  data required time                                                                       3.6654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6654
  data arrival time                                                                       -3.6787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0133

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0481 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0481 

  slack (with derating applied) (VIOLATED)                                     -0.0133 
  clock reconvergence pessimism (due to derating)                              -0.0410 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0062 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ZCTSBUF_5924_5537/A (NBUFFX8_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ZCTSBUF_5924_5537/Y (NBUFFX8_LVT)        0.1032   1.0000            0.1294 &   0.6726 r
  I_PCI_TOP/ZCTSNET_244 (net)
                              26  33.3808 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1039   1.0000   0.0000   0.0046 &   0.6772 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3881   1.0000            0.9824 &   1.6596 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.2463 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0755   0.3881   1.0000   0.0535   0.0535 &   1.7131 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0702   1.0000            0.3848 &   2.0979 f
  I_PCI_TOP/n113 (net)         2   1.6712 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0702   1.0000   0.0000   0.0000 &   2.0979 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4338   1.0000            0.2783 &   2.3763 r
  I_PCI_TOP/n262 (net)         2   4.2326 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0202   0.4338   1.0000   0.0140   0.0141 &   2.3903 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1851   1.0000            0.7502 &   3.1405 f
  I_PCI_TOP/n264 (net)         2   1.8726 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0137   0.1851   1.0000   0.0095   0.0095 &   3.1500 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1036   1.0000            0.1338 &   3.2838 r
  I_PCI_TOP/n382 (net)         2   2.3136 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1036   1.0000   0.0036   0.0036 &   3.2874 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1666   1.0000            0.5656 &   3.8531 f
  I_PCI_TOP/n452 (net)         1   4.8796 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0078   0.1666   1.0000   0.0054   0.0056 &   3.8587 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1249   1.0000            0.5767 &   4.4353 r
  I_PCI_TOP/n455 (net)         2   1.8147 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0068   0.1249   1.0000   0.0047   0.0047 &   4.4401 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0619   1.0000            0.2342 &   4.6743 f
  I_PCI_TOP/n482 (net)         2   1.2876 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0619   1.0000   0.0000   0.0000 &   4.6743 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0789   1.0000            0.0879 &   4.7622 r
  I_PCI_TOP/n459 (net)         1   0.5386 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0789   1.0000   0.0000   0.0000 &   4.7622 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1030   1.0000            0.0624 &   4.8246 f
  I_PCI_TOP/n467 (net)         1   1.0296 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1030   1.0000   0.0000   0.0000 &   4.8246 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1162   1.0000            0.3428 &   5.1674 r
  I_PCI_TOP/n547 (net)         2   1.4929 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1162   1.0000   0.0000   0.0000 &   5.1674 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0749   1.0000            0.2409 &   5.4083 f
  I_PCI_TOP/n10312 (net)       3   2.3120 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0749   1.0000   0.0027   0.0027 &   5.4110 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0741   1.0000            0.2296 &   5.6406 f
  I_PCI_TOP/n681 (net)         2   1.2378 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0000 &   5.6406 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0755   1.0000            0.2219 &   5.8625 f
  I_PCI_TOP/n10269 (net)       2   1.2905 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0026   0.0755   1.0000   0.0018   0.0018 &   5.8643 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1735   1.0000            0.4661 &   6.3305 f
  I_PCI_TOP/n10800 (net)       4   3.4823 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1735   1.0000   0.0000   0.0000 &   6.3305 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0720   1.0000            0.2586 &   6.5891 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.2589 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0000 &   6.5891 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0800   1.0000            0.0893 &   6.6784 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.0805 
  I_PCI_TOP/ctmTdsLR_1_4578/A (INVX0_RVT)   0.0000   0.0800   1.0000   0.0000   0.0004 &   6.6789 r
  I_PCI_TOP/ctmTdsLR_1_4578/Y (INVX0_RVT)            0.0501   1.0000            0.0677 &   6.7466 f
  I_PCI_TOP/tmp_net775 (net)   1   0.8766 
  I_PCI_TOP/ctmTdsLR_2_4579/A1 (NAND3X0_LVT)
                                            0.0000   0.0501   1.0000   0.0000   0.0000 &   6.7466 f
  I_PCI_TOP/ctmTdsLR_2_4579/Y (NAND3X0_LVT)          0.0864   1.0000            0.0657 &   6.8123 r
  I_PCI_TOP/tmp_net776 (net)   1   0.8138 
  I_PCI_TOP/ctmTdsLR_4_4581/A1 (NAND3X0_RVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   6.8123 r
  I_PCI_TOP/ctmTdsLR_4_4581/Y (NAND3X0_RVT)          0.1726   1.0000            0.1539 &   6.9661 f
  I_PCI_TOP/n11407 (net)       1   1.3418 
  I_PCI_TOP/U10892/A1 (XNOR2X1_RVT)         0.0000   0.1726   1.0000   0.0000   0.0000 &   6.9662 f
  I_PCI_TOP/U10892/Y (XNOR2X1_RVT)                   0.1398   1.0000            0.4328 &   7.3990 f
  I_PCI_TOP/I_PCI_CORE_N555 (net)
                               1   2.6717 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_/D (SDFFARX1_RVT)
                                            0.0105   0.1398   1.0000   0.0079   0.0079 &   7.4069 f
  data arrival time                                                                        7.4069

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0611   0.9500            0.1015 &   7.9837 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  15.1767 
  I_PCI_TOP/ZCTSBUF_4697_5538/A (NBUFFX16_LVT)
                                            0.0000   0.0611   0.9500   0.0000   0.0007 &   7.9844 r
  I_PCI_TOP/ZCTSBUF_4697_5538/Y (NBUFFX16_LVT)       0.0772   0.9500            0.1094 &   8.0938 r
  I_PCI_TOP/ZCTSNET_245 (net)
                              40  39.2820 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__26_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0780   0.9500   0.0000   0.0050 &   8.0988 r
  clock reconvergence pessimism                                                 0.0565     8.1553
  clock uncertainty                                                            -0.1000     8.0553
  library setup time                                          1.0000           -0.6614     7.3939
  data required time                                                                       7.3939
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3939
  data arrival time                                                                       -7.4069
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0130

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0311 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0311 

  slack (with derating applied) (VIOLATED)                                     -0.0130 
  clock reconvergence pessimism (due to derating)                              -0.0251 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0069 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/Y (NBUFFX8_LVT)
                                                     0.1171   1.0000            0.1668 &   1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_878 (net)
                              44  40.5299 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1172   1.0000   0.0000   0.0004 &   1.0800 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q (SDFFARX1_HVT)
                                                     0.2912   1.0000            1.3092 &   2.3892 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__30_ (net)
                               5   4.5614 
  I_SDRAM_TOP/I_SDRAM_IF/U2395/A3 (MUX41X1_RVT)
                                            0.0282   0.2912   1.0000   0.0192   0.0192 &   2.4084 f
  I_SDRAM_TOP/I_SDRAM_IF/U2395/Y (MUX41X1_RVT)       0.1940   1.0000            0.8216 &   3.2301 f
  I_SDRAM_TOP/I_SDRAM_IF/n1668 (net)
                               2   2.9390 
  I_SDRAM_TOP/I_SDRAM_IF/U3902/A2 (AO22X1_RVT)
                                            0.0298   0.1940   1.0000   0.0207   0.0208 &   3.2508 f
  I_SDRAM_TOP/I_SDRAM_IF/U3902/Y (AO22X1_RVT)        0.1016   1.0000            0.4114 &   3.6622 f
  I_SDRAM_TOP/I_SDRAM_IF/N2267 (net)
                               1   2.0486 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/D (SDFFARX1_HVT)
                                            0.0081   0.1016   1.0000   0.0056   0.0056 &   3.6678 f
  data arrival time                                                                        3.6678

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0862   0.9500            0.1348 &   4.9030 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  24.2436 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18344_5541/A (NBUFFX8_LVT)
                                            0.0000   0.0864   0.9500   0.0000   0.0013 &   4.9043 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18344_5541/Y (NBUFFX8_LVT)
                                                     0.0942   0.9500            0.1319 &   5.0361 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_850 (net)
                              36  30.3445 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0942   0.9500   0.0000   0.0001 &   5.0362 r
  clock reconvergence pessimism                                                 0.0710     5.1071
  clock uncertainty                                                            -0.1000     5.0071
  library setup time                                          1.0000           -1.3522     3.6549
  data required time                                                                       3.6549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6549
  data arrival time                                                                       -3.6678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0129

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0479 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0479 

  slack (with derating applied) (VIOLATED)                                     -0.0129 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0012 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_68785_5557/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0103 &   0.9045 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_68785_5557/Y (NBUFFX8_LVT)
                                                     0.1232   1.0000            0.1597 &   1.0642 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_866 (net)
                              47  43.5866 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1231   1.0000   0.0000   0.0006 &   1.0648 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/Q (SDFFARX1_HVT)
                                                     0.3021   1.0000            1.3204 &   2.3852 f
  I_SDRAM_TOP/I_SDRAM_IF/n17454 (net)
                               5   4.8671 
  I_SDRAM_TOP/I_SDRAM_IF/U1763/A4 (MUX41X1_RVT)
                                            0.0372   0.3021   1.0000   0.0260   0.0260 &   2.4112 f
  I_SDRAM_TOP/I_SDRAM_IF/U1763/Y (MUX41X1_RVT)       0.1850   1.0000            0.8369 &   3.2481 f
  I_SDRAM_TOP/I_SDRAM_IF/n470 (net)
                               2   1.8836 
  I_SDRAM_TOP/I_SDRAM_IF/U1767/A2 (AO22X1_RVT)
                                            0.0209   0.1850   1.0000   0.0141   0.0141 &   3.2622 f
  I_SDRAM_TOP/I_SDRAM_IF/U1767/Y (AO22X1_RVT)        0.1069   1.0000            0.4067 &   3.6690 f
  I_SDRAM_TOP/I_SDRAM_IF/N1706 (net)
                               1   2.2332 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/D (SDFFARX1_HVT)
                                            0.0139   0.1069   1.0000   0.0097   0.0098 &   3.6787 f
  data arrival time                                                                        3.6787

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_57087_5559/A (NBUFFX16_LVT)
                                            0.0000   0.0859   0.9500   0.0000   0.0081 &   4.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_57087_5559/Y (NBUFFX16_LVT)
                                                     0.0817   0.9500            0.1287 &   5.0415 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_868 (net)
                              57  46.3259 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0818   0.9500   0.0000   0.0002 &   5.0417 r
  clock reconvergence pessimism                                                 0.0895     5.1312
  clock uncertainty                                                            -0.1000     5.0312
  library setup time                                          1.0000           -1.3640     3.6671
  data required time                                                                       3.6671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6671
  data arrival time                                                                       -3.6787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0116

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0116 
  clock reconvergence pessimism (due to derating)                              -0.0410 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0044 



  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[5] (in)                                   0.2679                     0.1202 &   2.7702 f
  sd_DQ_in[5] (net)            1  11.2437 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6994/A (NBUFFX2_HVT)
                                            0.1038   0.2686   1.0000   0.0726   0.0741 &   2.8442 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6994/Y (NBUFFX2_HVT)
                                                     0.1384   1.0000            0.4037 &   3.2479 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1456 (net)
                               1   0.9741 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6995/A (NBUFFX2_HVT)
                                            0.0093   0.1384   1.0000   0.0064   0.0064 &   3.2544 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6995/Y (NBUFFX2_HVT)
                                                     0.1301   1.0000            0.2921 &   3.5464 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1457 (net)
                               1   0.6356 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6996/A (NBUFFX2_HVT)
                                            0.0000   0.1301   1.0000   0.0000   0.0000 &   3.5464 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6996/Y (NBUFFX2_HVT)
                                                     0.1383   1.0000            0.2928 &   3.8393 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1458 (net)
                               1   1.0426 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6993/A (NBUFFX2_HVT)
                                            0.0239   0.1383   1.0000   0.0169   0.0169 &   3.8562 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6993/Y (NBUFFX2_HVT)
                                                     0.2422   1.0000            0.3758 &   4.2319 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1455 (net)
                               2   7.0661 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_RVT)
                                            0.0222   0.2422   1.0000   0.0154   0.0156 &   4.2475 f
  data arrival time                                                                        4.2475

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  I_SDRAM_TOP/ZCTSBUF_6502_5624/A (NBUFFX2_LVT)
                                           -0.0046   0.0971   0.9500  -0.0007   0.0073 &   4.7477 r
  I_SDRAM_TOP/ZCTSBUF_6502_5624/Y (NBUFFX2_LVT)      0.1053   0.9500            0.1217 &   4.8695 r
  I_SDRAM_TOP/ZCTSNET_183 (net)
                               3  11.0632 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/A (NBUFFX8_LVT)
                                           -0.0037   0.1053   0.9500  -0.0005  -0.0002 &   4.8693 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/Y (NBUFFX8_LVT)
                                                     0.0977   0.9500            0.1415 &   5.0108 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_12 (net)
                              25  31.1305 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_RVT)
                                            0.0000   0.0978   0.9500   0.0000   0.0014 &   5.0122 r
  clock reconvergence pessimism                                                 0.0000     5.0122
  clock uncertainty                                                            -0.1000     4.9122
  library setup time                                          1.0000           -0.6753     4.2368
  data required time                                                                       4.2368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.2368
  data arrival time                                                                       -4.2475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0107

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0470 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0470 

  slack (with derating applied) (VIOLATED)                                     -0.0107 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0363 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_18
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK (DFFX2_RVT)
                                            0.0000   0.1099   1.0000   0.0000   0.0003 &   1.0326 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/QN (DFFX2_RVT)
                                                     0.2384   1.0000            0.5176 &   1.5501 r
  I_SDRAM_TOP/I_SDRAM_IF/n17218 (net)
                               8  10.7865 
  I_SDRAM_TOP/I_SDRAM_IF/U13/A2 (NAND2X0_HVT)
                                            0.0000   0.2384   1.0000   0.0000   0.0011 &   1.5513 r
  I_SDRAM_TOP/I_SDRAM_IF/U13/Y (NAND2X0_HVT)         0.3788   1.0000            0.4512 &   2.0025 f
  I_SDRAM_TOP/I_SDRAM_IF/n5694 (net)
                               2   1.7336 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/A2 (OAI221X2_RVT)
                                            0.0724   0.3788   1.0000   0.0509   0.0509 &   2.0534 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_2688/Y (OAI221X2_RVT)
                                                     0.0933   1.0000            0.6590 &   2.7125 r
  I_SDRAM_TOP/I_SDRAM_IF/n45 (net)
                               2   2.6147 
  I_SDRAM_TOP/I_SDRAM_IF/U20/A (INVX2_RVT)
                                            0.0000   0.0933   1.0000   0.0000   0.0000 &   2.7125 r
  I_SDRAM_TOP/I_SDRAM_IF/U20/Y (INVX2_RVT)           0.0615   1.0000            0.0784 &   2.7909 f
  I_SDRAM_TOP/I_SDRAM_IF/n4470 (net)
                               4   3.5777 
  I_SDRAM_TOP/I_SDRAM_IF/U55/A1 (XOR2X2_RVT)
                                            0.0000   0.0615   1.0000   0.0000   0.0000 &   2.7910 f
  I_SDRAM_TOP/I_SDRAM_IF/U55/Y (XOR2X2_RVT)          0.1106   1.0000            0.2907 &   3.0816 r
  I_SDRAM_TOP/I_SDRAM_IF/n78 (net)
                               3   2.8121 
  I_SDRAM_TOP/I_SDRAM_IF/U106/A2 (AND2X1_RVT)
                                            0.0000   0.1106   1.0000   0.0000   0.0000 &   3.0816 r
  I_SDRAM_TOP/I_SDRAM_IF/U106/Y (AND2X1_RVT)         0.1488   1.0000            0.2341 &   3.3157 r
  I_SDRAM_TOP/I_SDRAM_IF/n4513 (net)
                               3   4.0530 
  I_SDRAM_TOP/I_SDRAM_IF/U479/A2 (OA21X1_HVT)
                                            0.0141   0.1488   1.0000   0.0097   0.0098 &   3.3255 r
  I_SDRAM_TOP/I_SDRAM_IF/U479/Y (OA21X1_HVT)         0.2339   1.0000            0.5310 &   3.8566 r
  I_SDRAM_TOP/I_SDRAM_IF/n17278 (net)
                               2   2.0514 
  I_SDRAM_TOP/I_SDRAM_IF/U7132/A2 (NOR2X1_HVT)
                                            0.0309   0.2339   1.0000   0.0217   0.0217 &   3.8783 r
  I_SDRAM_TOP/I_SDRAM_IF/U7132/Y (NOR2X1_HVT)        0.1300   1.0000            0.5188 &   4.3971 f
  I_SDRAM_TOP/I_SDRAM_IF/n5735 (net)
                               1   0.9611 
  I_SDRAM_TOP/I_SDRAM_IF/R_18/D (SDFFASX1_RVT)
                                            0.0127   0.1300   1.0000   0.0087   0.0087 &   4.4058 f
  data arrival time                                                                        4.4058

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)        -0.0046   0.0971   0.9500  -0.0007   0.0069 &   4.7474 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1039   0.9500            0.1435 &   4.8909 r
  ZCTSNET_309 (net)            2  15.9933 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1040   0.9500   0.0000   0.0012 &   4.8921 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.0981   0.9500            0.1409 &   5.0330 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  31.2395 
  I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK (SDFFASX1_RVT)
                                            0.0000   0.0981   0.9500   0.0000   0.0009 &   5.0339 r
  clock reconvergence pessimism                                                 0.0955     5.1294
  clock uncertainty                                                            -0.1000     5.0294
  library setup time                                          1.0000           -0.6340     4.3954
  data required time                                                                       4.3954
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3954
  data arrival time                                                                       -4.4058
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0104

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0481 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0481 

  slack (with derating applied) (VIOLATED)                                     -0.0104 
  clock reconvergence pessimism (due to derating)                              -0.0481 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0103 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_82156_5565/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0076 &   0.9018 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_82156_5565/Y (NBUFFX8_LVT)
                                                     0.1206   1.0000            0.1588 &   1.0606 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_874 (net)
                              45  42.7412 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1206   1.0000   0.0000   0.0001 &   1.0607 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/Q (SDFFARX1_HVT)
                                                     0.3189   1.0000            1.3288 &   2.3895 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__9_ (net)
                               5   5.3272 
  I_SDRAM_TOP/I_SDRAM_IF/U2517/A4 (MUX41X1_RVT)
                                            0.0237   0.3189   1.0000   0.0168   0.0168 &   2.4063 f
  I_SDRAM_TOP/I_SDRAM_IF/U2517/Y (MUX41X1_RVT)       0.1855   1.0000            0.8520 &   3.2583 f
  I_SDRAM_TOP/I_SDRAM_IF/n671 (net)
                               2   1.9516 
  I_SDRAM_TOP/I_SDRAM_IF/U2519/A2 (AO22X1_RVT)
                                            0.0276   0.1855   1.0000   0.0196   0.0196 &   3.2779 f
  I_SDRAM_TOP/I_SDRAM_IF/U2519/Y (AO22X1_RVT)        0.0963   1.0000            0.3953 &   3.6732 f
  I_SDRAM_TOP/I_SDRAM_IF/N1870 (net)
                               1   1.5129 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/D (SDFFARX1_HVT)
                                            0.0049   0.0963   1.0000   0.0034   0.0034 &   3.6766 f
  data arrival time                                                                        3.6766

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_64810_5555/A (NBUFFX16_LVT)
                                            0.0000   0.0860   0.9500   0.0000   0.0071 &   4.9119 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_64810_5555/Y (NBUFFX16_LVT)
                                                     0.0772   0.9500            0.1259 &   5.0378 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_864 (net)
                              51  41.9562 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0772   0.9500   0.0000   0.0004 &   5.0382 r
  clock reconvergence pessimism                                                 0.0895     5.1277
  clock uncertainty                                                            -0.1000     5.0277
  library setup time                                          1.0000           -1.3611     3.6666
  data required time                                                                       3.6666
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6666
  data arrival time                                                                       -3.6766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0100 
  clock reconvergence pessimism (due to derating)                              -0.0410 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0030 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ZCTSBUF_4697_5538/A (NBUFFX16_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ZCTSBUF_4697_5538/Y (NBUFFX16_LVT)       0.0860   1.0000            0.1213 &   0.6645 r
  I_PCI_TOP/ZCTSNET_245 (net)
                              40  46.6194 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0866   1.0000   0.0000   0.0066 &   0.6711 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__3_/Q (SDFFARX1_HVT)
                                                     0.2287   1.0000            1.3550 &   2.0261 r
  I_PCI_TOP/n1220 (net)        2   2.0381 
  I_PCI_TOP/HFSBUF_540_1147/A (NBUFFX4_LVT)
                                            0.0098   0.2287   1.0000   0.0070   0.0070 &   2.0331 r
  I_PCI_TOP/HFSBUF_540_1147/Y (NBUFFX4_LVT)          0.1356   1.0000            0.2169 &   2.2500 r
  I_PCI_TOP/HFSNET_154 (net)  16  20.3896 
  I_PCI_TOP/U6879/A2 (AND2X1_RVT)           0.0000   0.1359   1.0000   0.0000   0.0016 &   2.2516 r
  I_PCI_TOP/U6879/Y (AND2X1_RVT)                     0.1344   1.0000            0.2404 &   2.4920 r
  I_PCI_TOP/n6996 (net)        2   3.4648 
  I_PCI_TOP/U6880/CI (FADDX1_RVT)           0.0000   0.1344   1.0000   0.0000   0.0000 &   2.4921 r
  I_PCI_TOP/U6880/CO (FADDX1_RVT)                    0.1882   1.0000            0.3404 &   2.8325 r
  I_PCI_TOP/n6985 (net)        2   3.8573 
  I_PCI_TOP/U7025/A2 (XOR3X2_RVT)           0.0000   0.1882   1.0000   0.0000   0.0000 &   2.8325 r
  I_PCI_TOP/U7025/Y (XOR3X2_RVT)                     0.1498   1.0000            0.6391 &   3.4715 f
  I_PCI_TOP/n7044 (net)        1   2.1502 
  I_PCI_TOP/U7065/A (FADDX1_RVT)            0.0000   0.1498   1.0000   0.0000   0.0000 &   3.4716 f
  I_PCI_TOP/U7065/CO (FADDX1_RVT)                    0.1467   1.0000            0.4178 &   3.8894 f
  I_PCI_TOP/n7016 (net)        1   2.7015 
  I_PCI_TOP/U7046/B (FADDX1_RVT)            0.0045   0.1467   1.0000   0.0031   0.0031 &   3.8925 f
  I_PCI_TOP/U7046/CO (FADDX1_RVT)                    0.1436   1.0000            0.3648 &   4.2573 f
  I_PCI_TOP/n7054 (net)        1   2.4832 
  I_PCI_TOP/U7072/B (FADDX1_RVT)            0.0053   0.1436   1.0000   0.0037   0.0037 &   4.2610 f
  I_PCI_TOP/U7072/S (FADDX1_RVT)                     0.1449   1.0000            0.4763 &   4.7373 f
  I_PCI_TOP/n7061 (net)        1   1.8976 
  I_PCI_TOP/U7078/CI (FADDX1_RVT)           0.0000   0.1449   1.0000   0.0000   0.0000 &   4.7373 f
  I_PCI_TOP/U7078/CO (FADDX1_RVT)                    0.1450   1.0000            0.3798 &   5.1172 f
  I_PCI_TOP/n7064 (net)        1   2.5746 
  I_PCI_TOP/U7080/A (INVX0_RVT)             0.0157   0.1450   1.0000   0.0109   0.0109 &   5.1281 f
  I_PCI_TOP/U7080/Y (INVX0_RVT)                      0.1179   1.0000            0.1611 &   5.2892 r
  I_PCI_TOP/n7470 (net)        2   1.6815 
  I_PCI_TOP/U7442/A1 (NAND2X1_HVT)          0.0061   0.1179   1.0000   0.0042   0.0042 &   5.2934 r
  I_PCI_TOP/U7442/Y (NAND2X1_HVT)                    0.1815   1.0000            0.5620 &   5.8555 f
  I_PCI_TOP/n10397 (net)       3   2.3150 
  I_PCI_TOP/ctmTdsLR_1_6251/A3 (OA221X1_LVT)
                                            0.0103   0.1815   1.0000   0.0071   0.0071 &   5.8626 f
  I_PCI_TOP/ctmTdsLR_1_6251/Y (OA221X1_LVT)          0.0930   1.0000            0.2892 &   6.1518 f
  I_PCI_TOP/n10376 (net)       4   3.5504 
  I_PCI_TOP/U10164/A (INVX0_HVT)            0.0000   0.0930   1.0000   0.0000   0.0000 &   6.1518 f
  I_PCI_TOP/U10164/Y (INVX0_HVT)                     0.2286   1.0000            0.1800 &   6.3317 r
  I_PCI_TOP/n10388 (net)       3   2.5221 
  I_PCI_TOP/ctmTdsLR_3_3628/A3 (AOI221X1_RVT)
                                            0.0217   0.2286   1.0000   0.0151   0.0151 &   6.3468 r
  I_PCI_TOP/ctmTdsLR_3_3628/Y (AOI221X1_RVT)         0.0747   1.0000            0.4021 &   6.7489 f
  I_PCI_TOP/n10507 (net)       2   1.4197 
  I_PCI_TOP/ctmTdsLR_2_3974/A3 (OA21X1_RVT)
                                            0.0000   0.0747   1.0000   0.0000   0.0000 &   6.7489 f
  I_PCI_TOP/ctmTdsLR_2_3974/Y (OA21X1_RVT)           0.0950   1.0000            0.2073 &   6.9563 f
  I_PCI_TOP/n10365 (net)       1   1.1815 
  I_PCI_TOP/ctmTdsLR_2_4313/S0 (MUX21X1_RVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 &   6.9563 f
  I_PCI_TOP/ctmTdsLR_2_4313/Y (MUX21X1_RVT)          0.1663   1.0000            0.4279 &   7.3842 f
  I_PCI_TOP/I_PCI_CORE_N521 (net)
                               1   1.7589 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_/D (SDFFARX1_RVT)
                                            0.0289   0.1663   1.0000   0.0207   0.0207 &   7.4049 f
  data arrival time                                                                        7.4049

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0611   0.9500            0.1015 &   7.9837 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  15.1767 
  I_PCI_TOP/ctosc_gls_inst_5890/A (NBUFFX8_LVT)
                                            0.0000   0.0611   0.9500   0.0000   0.0007 &   7.9844 r
  I_PCI_TOP/ctosc_gls_inst_5890/Y (NBUFFX8_LVT)      0.0947   0.9500            0.1192 &   8.1036 r
  I_PCI_TOP/ctosc_gls_11 (net)
                              30  30.3599 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__24_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0949   0.9500   0.0000   0.0015 &   8.1050 r
  clock reconvergence pessimism                                                 0.0565     8.1615
  clock uncertainty                                                            -0.1000     8.0615
  library setup time                                          1.0000           -0.6665     7.3950
  data required time                                                                       7.3950
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3950
  data arrival time                                                                       -7.4049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0099

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0315 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0315 

  slack (with derating applied) (VIOLATED)                                     -0.0099 
  clock reconvergence pessimism (due to derating)                              -0.0251 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0036 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ZCTSBUF_4697_5538/A (NBUFFX16_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ZCTSBUF_4697_5538/Y (NBUFFX16_LVT)       0.0860   1.0000            0.1213 &   0.6645 r
  I_PCI_TOP/ZCTSNET_245 (net)
                              40  46.6194 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0866   1.0000   0.0000   0.0065 &   0.6711 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_HVT)
                                                     0.3519   1.0000            0.9302 &   1.6012 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   2.1894 
  I_PCI_TOP/U1545/A (NBUFFX4_RVT)           0.0471   0.3519   1.0000   0.0335   0.0335 &   1.6348 r
  I_PCI_TOP/U1545/Y (NBUFFX4_RVT)                    0.2194   1.0000            0.3696 &   2.0044 r
  I_PCI_TOP/n12304 (net)      15  24.3469 
  I_PCI_TOP/U6653/A2 (NOR2X1_RVT)           0.0064   0.2195   1.0000   0.0044   0.0082 &   2.0126 r
  I_PCI_TOP/U6653/Y (NOR2X1_RVT)                     0.0944   1.0000            0.3146 &   2.3273 f
  I_PCI_TOP/n6845 (net)        2   3.7009 
  I_PCI_TOP/U6655/A2 (XOR3X2_RVT)           0.0000   0.0944   1.0000   0.0000   0.0000 &   2.3273 f
  I_PCI_TOP/U6655/Y (XOR3X2_RVT)                     0.1264   1.0000            0.5421 &   2.8694 r
  I_PCI_TOP/n6854 (net)        1   2.4346 
  I_PCI_TOP/U6926/CI (FADDX1_RVT)           0.0148   0.1264   1.0000   0.0102   0.0103 &   2.8796 r
  I_PCI_TOP/U6926/S (FADDX1_RVT)                     0.1695   1.0000            0.5086 &   3.3883 f
  I_PCI_TOP/n6892 (net)        2   4.0407 
  I_PCI_TOP/U6947/A (FADDX1_RVT)            0.0117   0.1695   1.0000   0.0081   0.0081 &   3.3964 f
  I_PCI_TOP/U6947/CO (FADDX1_RVT)                    0.1418   1.0000            0.4266 &   3.8231 f
  I_PCI_TOP/n6935 (net)        1   2.3429 
  I_PCI_TOP/U6978/A (FADDX1_RVT)            0.0046   0.1418   1.0000   0.0032   0.0032 &   3.8263 f
  I_PCI_TOP/U6978/CO (FADDX1_RVT)                    0.1403   1.0000            0.4035 &   4.2298 f
  I_PCI_TOP/n6942 (net)        1   2.2550 
  I_PCI_TOP/U6984/B (FADDX1_RVT)            0.0000   0.1403   1.0000   0.0000   0.0000 &   4.2298 f
  I_PCI_TOP/U6984/CO (FADDX1_RVT)                    0.1194   1.0000            0.3284 &   4.5582 f
  I_PCI_TOP/n6903 (net)        1   1.0245 
  I_PCI_TOP/U6953/A (INVX0_RVT)             0.0000   0.1194   1.0000   0.0000   0.0000 &   4.5583 f
  I_PCI_TOP/U6953/Y (INVX0_RVT)                      0.1086   1.0000            0.1411 &   4.6993 r
  I_PCI_TOP/n7494 (net)        2   1.6118 
  I_PCI_TOP/U6954/A2 (NOR2X1_HVT)           0.0000   0.1086   1.0000   0.0000   0.0000 &   4.6994 r
  I_PCI_TOP/U6954/Y (NOR2X1_HVT)                     0.2060   1.0000            0.4770 &   5.1763 f
  I_PCI_TOP/n10508 (net)       3   3.2126 
  I_PCI_TOP/U6955/A (INVX0_LVT)             0.0279   0.2060   1.0000   0.0191   0.0191 &   5.1954 f
  I_PCI_TOP/U6955/Y (INVX0_LVT)                      0.1071   1.0000            0.1408 &   5.3362 r
  I_PCI_TOP/n10363 (net)       2   1.2781 
  I_PCI_TOP/U6975/A1 (NAND2X0_RVT)          0.0000   0.1071   1.0000   0.0000   0.0000 &   5.3363 r
  I_PCI_TOP/U6975/Y (NAND2X0_RVT)                    0.1304   1.0000            0.1347 &   5.4709 f
  I_PCI_TOP/n7492 (net)        2   1.5911 
  I_PCI_TOP/ctmTdsLR_2_3300/A3 (OAI221X1_RVT)
                                            0.0000   0.1304   1.0000   0.0000   0.0000 &   5.4709 f
  I_PCI_TOP/ctmTdsLR_2_3300/Y (OAI221X1_RVT)         0.0727   1.0000            0.4915 &   5.9624 r
  I_PCI_TOP/tmp_net222 (net)   1   0.6561 
  I_PCI_TOP/ctmTdsLR_3_3301/A3 (AOI21X1_RVT)
                                            0.0000   0.0727   1.0000   0.0000   0.0000 &   5.9624 r
  I_PCI_TOP/ctmTdsLR_3_3301/Y (AOI21X1_RVT)          0.0613   1.0000            0.1971 &   6.1595 f
  I_PCI_TOP/n10375 (net)       2   1.4523 
  I_PCI_TOP/ctmTdsLR_1_3624/A2 (OA221X1_RVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   6.1595 f
  I_PCI_TOP/ctmTdsLR_1_3624/Y (OA221X1_RVT)          0.1392   1.0000            0.3995 &   6.5590 f
  I_PCI_TOP/tmp_net342 (net)   1   0.8696 
  I_PCI_TOP/ctmTdsLR_2_3795/A3 (NAND3X0_LVT)
                                            0.0168   0.1392   1.0000   0.0117   0.0117 &   6.5707 f
  I_PCI_TOP/ctmTdsLR_2_3795/Y (NAND3X0_LVT)          0.1249   1.0000            0.1585 &   6.7292 r
  I_PCI_TOP/n10516 (net)       2   2.3802 
  I_PCI_TOP/U10271/A (INVX0_HVT)            0.0000   0.1249   1.0000   0.0000   0.0000 &   6.7292 r
  I_PCI_TOP/U10271/Y (INVX0_HVT)                     0.0807   1.0000            0.1312 &   6.8604 f
  I_PCI_TOP/n10519 (net)       1   0.5727 
  I_PCI_TOP/U10272/A1 (OA21X1_HVT)          0.0000   0.0807   1.0000   0.0000   0.0000 &   6.8604 f
  I_PCI_TOP/U10272/Y (OA21X1_HVT)                    0.1803   1.0000            0.5274 &   7.3878 f
  I_PCI_TOP/I_PCI_CORE_N528 (net)
                               1   0.6626 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/D (SDFFARX1_RVT)
                                            0.0122   0.1803   1.0000   0.0084   0.0085 &   7.3963 f
  data arrival time                                                                        7.3963

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0611   0.9500            0.1015 &   7.9837 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  15.1767 
  I_PCI_TOP/ctosc_gls_inst_5890/A (NBUFFX8_LVT)
                                            0.0000   0.0611   0.9500   0.0000   0.0007 &   7.9844 r
  I_PCI_TOP/ctosc_gls_inst_5890/Y (NBUFFX8_LVT)      0.0947   0.9500            0.1192 &   8.1036 r
  I_PCI_TOP/ctosc_gls_11 (net)
                              30  30.3599 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0948   0.9500   0.0000   0.0009 &   8.1045 r
  clock reconvergence pessimism                                                 0.0565     8.1610
  clock uncertainty                                                            -0.1000     8.0610
  library setup time                                          1.0000           -0.6740     7.3870
  data required time                                                                       7.3870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.3870
  data arrival time                                                                       -7.3963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0093

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0314 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0314 

  slack (with derating applied) (VIOLATED)                                     -0.0093 
  clock reconvergence pessimism (due to derating)                              -0.0251 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0029 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_82156_5565/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0076 &   0.9018 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_82156_5565/Y (NBUFFX8_LVT)
                                                     0.1206   1.0000            0.1588 &   1.0606 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_874 (net)
                              45  42.7412 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1206   1.0000   0.0000   0.0001 &   1.0607 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/Q (SDFFARX1_HVT)
                                                     0.3175   1.0000            1.3280 &   2.3887 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__21_ (net)
                               5   5.2908 
  I_SDRAM_TOP/I_SDRAM_IF/U2807/A4 (MUX41X1_RVT)
                                            0.0447   0.3175   1.0000   0.0307   0.0308 &   2.4194 f
  I_SDRAM_TOP/I_SDRAM_IF/U2807/Y (MUX41X1_RVT)       0.1826   1.0000            0.8378 &   3.2572 f
  I_SDRAM_TOP/I_SDRAM_IF/n1315 (net)
                               2   1.5028 
  I_SDRAM_TOP/I_SDRAM_IF/U2809/A2 (AO22X1_RVT)
                                            0.0258   0.1826   1.0000   0.0182   0.0182 &   3.2754 f
  I_SDRAM_TOP/I_SDRAM_IF/U2809/Y (AO22X1_RVT)        0.0986   1.0000            0.3967 &   3.6722 f
  I_SDRAM_TOP/I_SDRAM_IF/N1882 (net)
                               1   1.7233 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/D (SDFFARX1_HVT)
                                            0.0032   0.0986   1.0000   0.0022   0.0023 &   3.6744 f
  data arrival time                                                                        3.6744

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_64810_5555/A (NBUFFX16_LVT)
                                            0.0000   0.0860   0.9500   0.0000   0.0071 &   4.9119 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_64810_5555/Y (NBUFFX16_LVT)
                                                     0.0772   0.9500            0.1259 &   5.0378 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_864 (net)
                              51  41.9562 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0772   0.9500   0.0000   0.0004 &   5.0382 r
  clock reconvergence pessimism                                                 0.0895     5.1277
  clock uncertainty                                                            -0.1000     5.0277
  library setup time                                          1.0000           -1.3625     3.6652
  data required time                                                                       3.6652
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6652
  data arrival time                                                                       -3.6744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0092 
  clock reconvergence pessimism (due to derating)                              -0.0410 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0022 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0002 &   1.0485 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/Q (SDFFARX1_HVT)
                                                     0.3123   1.0000            1.2956 &   2.3441 f
  I_SDRAM_TOP/I_SDRAM_IF/n17789 (net)
                               5   5.1319 
  I_SDRAM_TOP/I_SDRAM_IF/U1825/A4 (MUX41X1_RVT)
                                            0.0343   0.3123   1.0000   0.0233   0.0234 &   2.3674 f
  I_SDRAM_TOP/I_SDRAM_IF/U1825/Y (MUX41X1_RVT)       0.1884   1.0000            0.8547 &   3.2222 f
  I_SDRAM_TOP/I_SDRAM_IF/n546 (net)
                               2   2.3100 
  I_SDRAM_TOP/I_SDRAM_IF/U1827/A2 (AO22X1_RVT)
                                            0.0536   0.1884   1.0000   0.0351   0.0352 &   3.2573 f
  I_SDRAM_TOP/I_SDRAM_IF/U1827/Y (AO22X1_RVT)        0.0947   1.0000            0.4003 &   3.6577 f
  I_SDRAM_TOP/I_SDRAM_IF/N1640 (net)
                               1   1.6644 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/D (SDFFARX1_HVT)
                                            0.0174   0.0947   1.0000   0.0125   0.0125 &   3.6702 f
  data arrival time                                                                        3.6702

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/Y (NBUFFX16_LVT)
                                                     0.0724   0.9500            0.1343 &   5.0308 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_862 (net)
                              45  35.9698 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0725   0.9500   0.0000   0.0003 &   5.0311 r
  clock reconvergence pessimism                                                 0.0943     5.1254
  clock uncertainty                                                            -0.1000     5.0254
  library setup time                                          1.0000           -1.3636     3.6618
  data required time                                                                       3.6618
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6618
  data arrival time                                                                       -3.6702
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0083

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0083 
  clock reconvergence pessimism (due to derating)                              -0.0405 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0012 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[22] (out)                        0.0000   0.1371   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[27] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[29] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[1] (out)                         0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[25] (out)                        0.0000   0.1371   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[31] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9351 f
  data arrival time                                                                        3.9351

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0092 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_11
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: ZCTSBUF_12767_5625/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK (SDFFASX1_RVT)
                                            0.0000   0.1100   1.0000   0.0000   0.0020 &   1.0343 r
  I_SDRAM_TOP/I_SDRAM_IF/R_11/Q (SDFFASX1_RVT)       0.1145   1.0000            0.6161 &   1.6504 r
  I_SDRAM_TOP/I_SDRAM_IF/test_so6_gOb87 (net)
                               2   2.2856 
  I_SDRAM_TOP/I_SDRAM_IF/U7146/A0 (HADDX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0000 &   1.6504 r
  I_SDRAM_TOP/I_SDRAM_IF/U7146/SO (HADDX1_RVT)       0.1146   1.0000            0.3668 &   2.0172 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_push (net)
                               1   0.8108 
  I_SDRAM_TOP/U66/A2 (NOR2X2_RVT)           0.0056   0.1146   1.0000   0.0039   0.0039 &   2.0211 f
  I_SDRAM_TOP/U66/Y (NOR2X2_RVT)                     0.1940   1.0000            0.3616 &   2.3827 r
  I_SDRAM_TOP/n143 (net)       2  11.9834 
  I_SDRAM_TOP/HFSBUF_425_956/A (NBUFFX8_HVT)
                                            0.0000   0.1940   1.0000   0.0000   0.0001 &   2.3828 r
  I_SDRAM_TOP/HFSBUF_425_956/Y (NBUFFX8_HVT)         0.2775   1.0000            0.4197 &   2.8025 r
  I_SDRAM_TOP/HFSNET_108 (net)
                               5  34.2297 
  I_SDRAM_TOP/U68/A3 (NAND3X0_LVT)          0.0057   0.2785   1.0000   0.0039   0.0192 &   2.8217 r
  I_SDRAM_TOP/U68/Y (NAND3X0_LVT)                    0.1531   1.0000            0.1308 &   2.9525 f
  I_SDRAM_TOP/n263 (net)       2   1.4403 
  I_SDRAM_TOP/U69/A5 (OA221X1_RVT)          0.0000   0.1531   1.0000   0.0000   0.0000 &   2.9525 f
  I_SDRAM_TOP/U69/Y (OA221X1_RVT)                    0.1815   1.0000            0.3422 &   3.2947 f
  I_SDRAM_TOP/n195 (net)       5   4.1548 
  I_SDRAM_TOP/U208/A1 (AO22X1_RVT)          0.0108   0.1815   1.0000   0.0073   0.0073 &   3.3020 f
  I_SDRAM_TOP/U208/Y (AO22X1_RVT)                    0.0902   1.0000            0.3795 &   3.6815 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_N10 (net)
                               1   1.2886 
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.0902   1.0000   0.0000   0.0000 &   3.6815 f
  data arrival time                                                                        3.6815

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  I_SDRAM_TOP/ZCTSBUF_2490_5619/A (NBUFFX8_LVT)
                                           -0.0046   0.0970   0.9500  -0.0007   0.0075 &   4.7479 r
  I_SDRAM_TOP/ZCTSBUF_2490_5619/Y (NBUFFX8_LVT)      0.0991   0.9500            0.1340 &   4.8819 r
  I_SDRAM_TOP/ZCTSNET_179 (net)
                               3  30.3220 
  I_SDRAM_TOP/ZCTSBUF_1493_5618/A (NBUFFX8_LVT)
                                            0.0000   0.0998   0.9500   0.0000   0.0054 &   4.8873 r
  I_SDRAM_TOP/ZCTSBUF_1493_5618/Y (NBUFFX8_LVT)      0.1153   0.9500            0.1460 &   5.0333 r
  I_SDRAM_TOP/ZCTSNET_178 (net)
                              15  38.6264 
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1157   0.9500   0.0000   0.0058 &   5.0390 r
  clock reconvergence pessimism                                                 0.0646     5.1036
  clock uncertainty                                                            -0.1000     5.0036
  library setup time                                          1.0000           -1.3302     3.6733
  data required time                                                                       3.6733
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6733
  data arrival time                                                                       -3.6815
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0484 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0484 

  slack (with derating applied) (VIOLATED)                                     -0.0082 
  clock reconvergence pessimism (due to derating)                              -0.0326 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0076 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ZCTSBUF_5924_5537/A (NBUFFX8_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ZCTSBUF_5924_5537/Y (NBUFFX8_LVT)        0.1032   1.0000            0.1294 &   0.6726 r
  I_PCI_TOP/ZCTSNET_244 (net)
                              26  33.3808 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1039   1.0000   0.0000   0.0046 &   0.6772 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3881   1.0000            0.9824 &   1.6596 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.2463 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0755   0.3881   1.0000   0.0535   0.0535 &   1.7131 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0702   1.0000            0.3848 &   2.0979 f
  I_PCI_TOP/n113 (net)         2   1.6712 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0702   1.0000   0.0000   0.0000 &   2.0979 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4338   1.0000            0.2783 &   2.3763 r
  I_PCI_TOP/n262 (net)         2   4.2326 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0202   0.4338   1.0000   0.0140   0.0141 &   2.3903 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1851   1.0000            0.7502 &   3.1405 f
  I_PCI_TOP/n264 (net)         2   1.8726 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0137   0.1851   1.0000   0.0095   0.0095 &   3.1500 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1036   1.0000            0.1338 &   3.2838 r
  I_PCI_TOP/n382 (net)         2   2.3136 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1036   1.0000   0.0036   0.0036 &   3.2874 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1666   1.0000            0.5656 &   3.8531 f
  I_PCI_TOP/n452 (net)         1   4.8796 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0078   0.1666   1.0000   0.0054   0.0056 &   3.8587 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1249   1.0000            0.5767 &   4.4353 r
  I_PCI_TOP/n455 (net)         2   1.8147 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0068   0.1249   1.0000   0.0047   0.0047 &   4.4401 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0619   1.0000            0.2342 &   4.6743 f
  I_PCI_TOP/n482 (net)         2   1.2876 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0619   1.0000   0.0000   0.0000 &   4.6743 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0789   1.0000            0.0879 &   4.7622 r
  I_PCI_TOP/n459 (net)         1   0.5386 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0789   1.0000   0.0000   0.0000 &   4.7622 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1030   1.0000            0.0624 &   4.8246 f
  I_PCI_TOP/n467 (net)         1   1.0296 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1030   1.0000   0.0000   0.0000 &   4.8246 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1162   1.0000            0.3428 &   5.1674 r
  I_PCI_TOP/n547 (net)         2   1.4929 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1162   1.0000   0.0000   0.0000 &   5.1674 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0749   1.0000            0.2409 &   5.4083 f
  I_PCI_TOP/n10312 (net)       3   2.3120 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0749   1.0000   0.0027   0.0027 &   5.4110 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0741   1.0000            0.2296 &   5.6406 f
  I_PCI_TOP/n681 (net)         2   1.2378 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0000 &   5.6406 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0755   1.0000            0.2219 &   5.8625 f
  I_PCI_TOP/n10269 (net)       2   1.2905 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0026   0.0755   1.0000   0.0018   0.0018 &   5.8643 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1735   1.0000            0.4661 &   6.3305 f
  I_PCI_TOP/n10800 (net)       4   3.4823 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1735   1.0000   0.0000   0.0000 &   6.3305 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0720   1.0000            0.2586 &   6.5891 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.2589 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0000 &   6.5891 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0800   1.0000            0.0893 &   6.6784 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.0805 
  I_PCI_TOP/ctmTdsLR_1_4574/A (INVX0_RVT)   0.0000   0.0800   1.0000   0.0000   0.0004 &   6.6789 r
  I_PCI_TOP/ctmTdsLR_1_4574/Y (INVX0_RVT)            0.0463   1.0000            0.0629 &   6.7418 f
  I_PCI_TOP/tmp_net772 (net)   1   0.6426 
  I_PCI_TOP/ctmTdsLR_2_4575/A1 (NAND3X0_RVT)
                                            0.0000   0.0463   1.0000   0.0000   0.0000 &   6.7418 f
  I_PCI_TOP/ctmTdsLR_2_4575/Y (NAND3X0_RVT)          0.1217   1.0000            0.0900 &   6.8318 r
  I_PCI_TOP/tmp_net773 (net)   1   0.8471 
  I_PCI_TOP/ctmTdsLR_4_4577/A1 (NAND3X0_RVT)
                                            0.0000   0.1217   1.0000   0.0000   0.0000 &   6.8318 r
  I_PCI_TOP/ctmTdsLR_4_4577/Y (NAND3X0_RVT)          0.1680   1.0000            0.1597 &   6.9916 f
  I_PCI_TOP/n11390 (net)       1   1.1721 
  I_PCI_TOP/U10881/A1 (XNOR2X1_RVT)         0.0000   0.1680   1.0000   0.0000   0.0000 &   6.9916 f
  I_PCI_TOP/U10881/Y (XNOR2X1_RVT)                   0.1349   1.0000            0.4238 &   7.4154 f
  I_PCI_TOP/I_PCI_CORE_N558 (net)
                               1   2.2597 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/D (SDFFARX1_RVT)
                                            0.0063   0.1349   1.0000   0.0043   0.0044 &   7.4198 f
  data arrival time                                                                        7.4198

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0611   0.9500            0.1015 &   7.9837 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  15.1767 
  I_PCI_TOP/ctosc_gls_inst_5890/A (NBUFFX8_LVT)
                                            0.0000   0.0611   0.9500   0.0000   0.0007 &   7.9844 r
  I_PCI_TOP/ctosc_gls_inst_5890/Y (NBUFFX8_LVT)      0.0947   0.9500            0.1192 &   8.1036 r
  I_PCI_TOP/ctosc_gls_11 (net)
                              30  30.3599 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0948   0.9500   0.0000   0.0017 &   8.1053 r
  clock reconvergence pessimism                                                 0.0565     8.1617
  clock uncertainty                                                            -0.1000     8.0617
  library setup time                                          1.0000           -0.6500     7.4117
  data required time                                                                       7.4117
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4117
  data arrival time                                                                       -7.4198
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0081

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0315 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0315 

  slack (with derating applied) (VIOLATED)                                     -0.0081 
  clock reconvergence pessimism (due to derating)                              -0.0251 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0017 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[16] (out)                        0.0000   0.1370   1.0000   0.0000   0.0042 &   3.9349 f
  data arrival time                                                                        3.9349

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0080 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[18] (out)                        0.0000   0.1370   1.0000   0.0000   0.0042 &   3.9349 f
  data arrival time                                                                        3.9349

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0080 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[20] (out)                        0.0000   0.1369   1.0000   0.0000   0.0041 &   3.9348 f
  data arrival time                                                                        3.9348

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0080 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[8] (out)                         0.0000   0.1371   1.0000   0.0000   0.0041 &   3.9348 f
  data arrival time                                                                        3.9348

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0079 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[6] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9348 f
  data arrival time                                                                        3.9348

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0079 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[4] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9348 f
  data arrival time                                                                        3.9348

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0079 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[2] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9348 f
  data arrival time                                                                        3.9348

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0079 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0095 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[10] (out)                        0.0000   0.1372   1.0000   0.0000   0.0038 &   3.9345 f
  data arrival time                                                                        3.9345

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9345
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0076 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0098 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[12] (out)                        0.0000   0.1372   1.0000   0.0000   0.0038 &   3.9345 f
  data arrival time                                                                        3.9345

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9345
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0076 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0099 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  ctosc_gls_inst_5894/A (NBUFFX8_LVT)       0.0000   0.1116   1.0000   0.0000   0.0031 &   0.8739 r
  ctosc_gls_inst_5894/Y (NBUFFX8_LVT)                0.1032   1.0000            0.1552 &   1.0291 r
  ctosc_gls_12 (net)          23  33.6342 
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1033   1.0000   0.0000   0.0015 &   1.0306 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0454   0.3256   1.0000   0.0319   0.0320 &   1.9751 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.3797 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.3887 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8626 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1503   0.4738   1.0000   0.1072   0.1073 &   2.9699 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.2951 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.2952 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6745 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6746 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9307 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[14] (out)                        0.0000   0.1373   1.0000   0.0000   0.0037 &   3.9344 f
  data arrival time                                                                        3.9344

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9344
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0076 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0099 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/A (NBUFFX8_LVT)
                                            0.0000   0.0953   1.0000   0.0000   0.0047 &   0.8989 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/Y (NBUFFX8_LVT)
                                                     0.1052   1.0000            0.1484 &   1.0473 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_872 (net)
                              37  34.8192 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1053   1.0000   0.0000   0.0008 &   1.0481 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/Q (SDFFARX1_HVT)
                                                     0.3197   1.0000            1.3180 &   2.3661 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__20_ (net)
                               5   5.3447 
  I_SDRAM_TOP/I_SDRAM_IF/U1612/A4 (MUX41X1_RVT)
                                            0.0366   0.3197   1.0000   0.0246   0.0247 &   2.3908 f
  I_SDRAM_TOP/I_SDRAM_IF/U1612/Y (MUX41X1_RVT)       0.1848   1.0000            0.8497 &   3.2405 f
  I_SDRAM_TOP/I_SDRAM_IF/n543 (net)
                               2   1.8490 
  I_SDRAM_TOP/I_SDRAM_IF/U2042/A2 (AO22X1_RVT)
                                            0.0323   0.1848   1.0000   0.0232   0.0232 &   3.2636 f
  I_SDRAM_TOP/I_SDRAM_IF/U2042/Y (AO22X1_RVT)        0.0887   1.0000            0.3887 &   3.6523 f
  I_SDRAM_TOP/I_SDRAM_IF/N678 (net)
                               1   1.1687 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_/D (SDFFARX1_HVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0000 &   3.6523 f
  data arrival time                                                                        3.6523

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0745   0.9500            0.1356 &   5.0321 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  38.0982 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__16_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0746   0.9500   0.0000   0.0003 &   5.0324 r
  clock reconvergence pessimism                                                 0.0710     5.1034
  clock uncertainty                                                            -0.1000     5.0034
  library setup time                                          1.0000           -1.3585     3.6448
  data required time                                                                       3.6448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6448
  data arrival time                                                                       -3.6523
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0075

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0075 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0065 



  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/ZCTSBUF_6999_5539/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  pclk (in)                                          0.0422                     0.0107 &   0.0107 r
  pclk (net)                   2   4.4365 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0002 &   0.0109 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0463   1.0000            0.1810 &   0.1918 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.3187 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0463   1.0000   0.0000   0.0000 &   0.1919 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0743   1.0000            0.1199 &   0.3118 r
  occ_int2/clk[2] (net)        2   3.1255 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0743   1.0000   0.0000   0.0000 &   0.3118 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0648   1.0000            0.1128 &   0.4245 r
  ZCTSNET_308 (net)            3  23.9063 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                            0.0018   0.0654   1.0000   0.0013   0.0075 &   0.4321 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0647   1.0000            0.1103 &   0.5424 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  16.8798 
  I_PCI_TOP/ZCTSBUF_5924_5537/A (NBUFFX8_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0009 &   0.5433 r
  I_PCI_TOP/ZCTSBUF_5924_5537/Y (NBUFFX8_LVT)        0.1032   1.0000            0.1294 &   0.6726 r
  I_PCI_TOP/ZCTSNET_244 (net)
                              26  33.3808 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1039   1.0000   0.0000   0.0046 &   0.6772 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__21_/QN (SDFFARX1_HVT)
                                                     0.3881   1.0000            0.9824 &   1.6596 r
  I_PCI_TOP/mult_x_32_n822 (net)
                               3   3.2463 
  I_PCI_TOP/U194/A1 (NOR2X0_RVT)            0.0755   0.3881   1.0000   0.0535   0.0535 &   1.7131 r
  I_PCI_TOP/U194/Y (NOR2X0_RVT)                      0.0702   1.0000            0.3848 &   2.0979 f
  I_PCI_TOP/n113 (net)         2   1.6712 
  I_PCI_TOP/U199/A1 (NAND2X0_RVT)           0.0000   0.0702   1.0000   0.0000   0.0000 &   2.0979 f
  I_PCI_TOP/U199/Y (NAND2X0_RVT)                     0.4338   1.0000            0.2783 &   2.3763 r
  I_PCI_TOP/n262 (net)         2   4.2326 
  I_PCI_TOP/ctmTdsLR_2_2821/S1 (MUX41X1_RVT)
                                            0.0202   0.4338   1.0000   0.0140   0.0141 &   2.3903 r
  I_PCI_TOP/ctmTdsLR_2_2821/Y (MUX41X1_RVT)          0.1851   1.0000            0.7502 &   3.1405 f
  I_PCI_TOP/n264 (net)         2   1.8726 
  I_PCI_TOP/U346/A (INVX1_LVT)              0.0137   0.1851   1.0000   0.0095   0.0095 &   3.1500 f
  I_PCI_TOP/U346/Y (INVX1_LVT)                       0.1036   1.0000            0.1338 &   3.2838 r
  I_PCI_TOP/n382 (net)         2   2.3136 
  I_PCI_TOP/U7138/A1 (XOR3X2_RVT)           0.0052   0.1036   1.0000   0.0036   0.0036 &   3.2874 r
  I_PCI_TOP/U7138/Y (XOR3X2_RVT)                     0.1666   1.0000            0.5656 &   3.8531 f
  I_PCI_TOP/n452 (net)         1   4.8796 
  I_PCI_TOP/U516/CI (FADDX1_RVT)            0.0078   0.1666   1.0000   0.0054   0.0056 &   3.8587 f
  I_PCI_TOP/U516/S (FADDX1_RVT)                      0.1249   1.0000            0.5767 &   4.4353 r
  I_PCI_TOP/n455 (net)         2   1.8147 
  I_PCI_TOP/U518/A2 (NOR2X1_RVT)            0.0068   0.1249   1.0000   0.0047   0.0047 &   4.4401 r
  I_PCI_TOP/U518/Y (NOR2X1_RVT)                      0.0619   1.0000            0.2342 &   4.6743 f
  I_PCI_TOP/n482 (net)         2   1.2876 
  I_PCI_TOP/U519/A (INVX0_HVT)              0.0000   0.0619   1.0000   0.0000   0.0000 &   4.6743 f
  I_PCI_TOP/U519/Y (INVX0_HVT)                       0.0789   1.0000            0.0879 &   4.7622 r
  I_PCI_TOP/n459 (net)         1   0.5386 
  I_PCI_TOP/U520/A2 (NAND2X0_LVT)           0.0000   0.0789   1.0000   0.0000   0.0000 &   4.7622 r
  I_PCI_TOP/U520/Y (NAND2X0_LVT)                     0.1030   1.0000            0.0624 &   4.8246 f
  I_PCI_TOP/n467 (net)         1   1.0296 
  I_PCI_TOP/U7140/A1 (XOR2X1_RVT)           0.0000   0.1030   1.0000   0.0000   0.0000 &   4.8246 f
  I_PCI_TOP/U7140/Y (XOR2X1_RVT)                     0.1162   1.0000            0.3428 &   5.1674 r
  I_PCI_TOP/n547 (net)         2   1.4929 
  I_PCI_TOP/U524/A2 (NOR2X0_RVT)            0.0000   0.1162   1.0000   0.0000   0.0000 &   5.1674 r
  I_PCI_TOP/U524/Y (NOR2X0_RVT)                      0.0749   1.0000            0.2409 &   5.4083 f
  I_PCI_TOP/n10312 (net)       3   2.3120 
  I_PCI_TOP/U7141/A1 (OR2X1_RVT)            0.0039   0.0749   1.0000   0.0027   0.0027 &   5.4110 f
  I_PCI_TOP/U7141/Y (OR2X1_RVT)                      0.0741   1.0000            0.2296 &   5.6406 f
  I_PCI_TOP/n681 (net)         2   1.2378 
  I_PCI_TOP/ctmTdsLR_1_2876/A1 (OA221X1_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0000 &   5.6406 f
  I_PCI_TOP/ctmTdsLR_1_2876/Y (OA221X1_LVT)          0.0755   1.0000            0.2219 &   5.8625 f
  I_PCI_TOP/n10269 (net)       2   1.2905 
  I_PCI_TOP/ctmTdsLR_1_3090/A2 (OA221X1_RVT)
                                            0.0026   0.0755   1.0000   0.0018   0.0018 &   5.8643 f
  I_PCI_TOP/ctmTdsLR_1_3090/Y (OA221X1_RVT)          0.1735   1.0000            0.4661 &   6.3305 f
  I_PCI_TOP/n10800 (net)       4   3.4823 
  I_PCI_TOP/ctmTdsLR_1_4303/A3 (AO221X1_LVT)
                                            0.0000   0.1735   1.0000   0.0000   0.0000 &   6.3305 f
  I_PCI_TOP/ctmTdsLR_1_4303/Y (AO221X1_LVT)          0.0720   1.0000            0.2586 &   6.5891 f
  I_PCI_TOP/ZINV_495_12 (net)
                               2   3.2589 
  I_PCI_TOP/ZINV_388_inst_2681/A (INVX2_LVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0000 &   6.5891 f
  I_PCI_TOP/ZINV_388_inst_2681/Y (INVX2_LVT)         0.0800   1.0000            0.0893 &   6.6784 r
  I_PCI_TOP/ZINV_388_12 (net)
                               9   8.0805 
  I_PCI_TOP/ctmTdsLR_1_4582/A (INVX0_LVT)   0.0000   0.0800   1.0000   0.0000   0.0004 &   6.6789 r
  I_PCI_TOP/ctmTdsLR_1_4582/Y (INVX0_LVT)            0.0402   1.0000            0.0313 &   6.7102 f
  I_PCI_TOP/tmp_net778 (net)   1   0.6016 
  I_PCI_TOP/ctmTdsLR_2_4583/A1 (NAND3X0_RVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000 &   6.7102 f
  I_PCI_TOP/ctmTdsLR_2_4583/Y (NAND3X0_RVT)          0.1199   1.0000            0.0846 &   6.7948 r
  I_PCI_TOP/tmp_net780 (net)   1   0.8125 
  I_PCI_TOP/ctmTdsLR_6_4587/A1 (NAND3X0_RVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000 &   6.7948 r
  I_PCI_TOP/ctmTdsLR_6_4587/Y (NAND3X0_RVT)          0.1864   1.0000            0.1768 &   6.9716 f
  I_PCI_TOP/n11419 (net)       1   1.5478 
  I_PCI_TOP/U10901/A1 (XNOR2X1_RVT)         0.0000   0.1864   1.0000   0.0000   0.0000 &   6.9716 f
  I_PCI_TOP/U10901/Y (XNOR2X1_RVT)                   0.1266   1.0000            0.4175 &   7.3891 f
  I_PCI_TOP/I_PCI_CORE_N557 (net)
                               1   1.5561 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/D (SDFFARX1_RVT)
                                            0.0246   0.1266   1.0000   0.0177   0.0177 &   7.4068 f
  data arrival time                                                                        7.4068

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock source latency                                                          0.0000     7.5000
  pclk (in)                                          0.0399                     0.0092 &   7.5092 r
  pclk (net)                   2   3.9804 
  occ_int2/fast_clk_2_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0398   0.9500   0.0000   0.0001 &   7.5093 r
  occ_int2/fast_clk_2_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0449   0.9500            0.1696 &   7.6789 r
  occ_int2/fast_clk_2_clkgt/clkout (net)
                               1   1.1596 
  occ_int2/U1/A1 (AO21X1_LVT)               0.0000   0.0449   0.9500   0.0000   0.0000 &   7.6789 r
  occ_int2/U1/Y (AO21X1_LVT)                         0.0503   0.9500            0.1046 &   7.7835 r
  occ_int2/clk[2] (net)        2   2.1708 
  ZCTSBUF_25576_5540/A (NBUFFX16_LVT)       0.0000   0.0503   0.9500   0.0000   0.0000 &   7.7835 r
  ZCTSBUF_25576_5540/Y (NBUFFX16_LVT)                0.0624   0.9500            0.0945 &   7.8780 r
  ZCTSNET_308 (net)            3  21.9835 
  I_PCI_TOP/ZCTSBUF_6999_5539/A (NBUFFX8_LVT)
                                           -0.0056   0.0630   0.9500  -0.0009   0.0043 &   7.8823 r
  I_PCI_TOP/ZCTSBUF_6999_5539/Y (NBUFFX8_LVT)        0.0611   0.9500            0.1015 &   7.9837 r
  I_PCI_TOP/ZCTSNET_246 (net)
                               3  15.1767 
  I_PCI_TOP/ZCTSBUF_4697_5538/A (NBUFFX16_LVT)
                                            0.0000   0.0611   0.9500   0.0000   0.0007 &   7.9844 r
  I_PCI_TOP/ZCTSBUF_4697_5538/Y (NBUFFX16_LVT)       0.0772   0.9500            0.1094 &   8.0938 r
  I_PCI_TOP/ZCTSNET_245 (net)
                              40  39.2820 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0780   0.9500   0.0000   0.0043 &   8.0981 r
  clock reconvergence pessimism                                                 0.0565     8.1546
  clock uncertainty                                                            -0.1000     8.0546
  library setup time                                          1.0000           -0.6545     7.4001
  data required time                                                                       7.4001
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.4001
  data arrival time                                                                       -7.4068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0067

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0311 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0311 

  slack (with derating applied) (VIOLATED)                                     -0.0067 
  clock reconvergence pessimism (due to derating)                              -0.0251 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0007 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72584_5590/A (NBUFFX8_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0032 &   3.0432 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72584_5590/Y (NBUFFX8_LVT)
                                                     0.0870   1.0000            0.1523 &   3.1955 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_899 (net)
                              47  43.7786 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0018 &   3.1973 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3132   1.0000            1.2114 &   4.4086 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   4.7129 
  I_SDRAM_TOP/I_SDRAM_IF/U5439/A4 (MUX41X1_RVT)
                                            0.0701   0.3132   1.0000   0.0494   0.0494 &   4.4580 f
  I_SDRAM_TOP/I_SDRAM_IF/U5439/Y (MUX41X1_RVT)       0.1821   1.0000            0.8319 &   5.2900 f
  I_SDRAM_TOP/I_SDRAM_IF/n3907 (net)
                               2   1.4216 
  I_SDRAM_TOP/I_SDRAM_IF/U6896/A2 (AO22X1_RVT)
                                            0.0000   0.1821   1.0000   0.0000   0.0000 &   5.2900 f
  I_SDRAM_TOP/I_SDRAM_IF/U6896/Y (AO22X1_RVT)        0.1194   1.0000            0.4196 &   5.7096 f
  I_SDRAM_TOP/I_SDRAM_IF/N2341 (net)
                               1   3.3711 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_/D (SDFFNARX1_HVT)
                                            0.0203   0.1194   1.0000   0.0141   0.0142 &   5.7238 f
  data arrival time                                                                        5.7238

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_70212_5586/A (NBUFFX16_LVT)
                                            0.0000   0.0704   0.9500   0.0000   0.0012 &   7.0627 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_70212_5586/Y (NBUFFX16_LVT)
                                                     0.0710   0.9500            0.1330 &   7.1956 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_895 (net)
                              56  49.4566 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__1_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0712   0.9500   0.0000   0.0025 &   7.1982 f
  clock reconvergence pessimism                                                 0.0785     7.2767
  clock uncertainty                                                            -0.1000     7.1767
  library setup time                                          1.0000           -1.4594     5.7173
  data required time                                                                       5.7173
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7173
  data arrival time                                                                       -5.7238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0065

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0536 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0536 

  slack (with derating applied) (VIOLATED)                                     -0.0065 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0007 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/Y (NBUFFX16_LVT)
                                                     0.0785   1.0000            0.1550 &   1.0466 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_862 (net)
                              45  40.8554 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0786   1.0000   0.0000   0.0004 &   1.0470 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_/Q (SDFFARX1_HVT)
                                                     0.3418   1.0000            1.3120 &   2.3590 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__0_ (net)
                               5   5.9480 
  I_SDRAM_TOP/I_SDRAM_IF/U3250/A4 (MUX41X1_RVT)
                                            0.0627   0.3418   1.0000   0.0437   0.0437 &   2.4027 f
  I_SDRAM_TOP/I_SDRAM_IF/U3250/Y (MUX41X1_RVT)       0.1871   1.0000            0.8746 &   3.2773 f
  I_SDRAM_TOP/I_SDRAM_IF/n1033 (net)
                               2   2.1548 
  I_SDRAM_TOP/I_SDRAM_IF/U3252/A2 (AO22X1_RVT)
                                            0.0186   0.1871   1.0000   0.0129   0.0129 &   3.2902 f
  I_SDRAM_TOP/I_SDRAM_IF/U3252/Y (AO22X1_RVT)        0.0859   1.0000            0.3861 &   3.6763 f
  I_SDRAM_TOP/I_SDRAM_IF/N753 (net)
                               1   0.9396 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_/D (SDFFARX1_HVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   3.6763 f
  data arrival time                                                                        3.6763

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/A (NBUFFX8_LVT)
                                            0.0000   0.0857   0.9500   0.0000   0.0037 &   4.9084 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72431_5563/Y (NBUFFX8_LVT)
                                                     0.0963   0.9500            0.1317 &   5.0401 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_872 (net)
                              37  30.8021 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__28_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0965   0.9500   0.0000   0.0012 &   5.0414 r
  clock reconvergence pessimism                                                 0.0710     5.1123
  clock uncertainty                                                            -0.1000     5.0123
  library setup time                                          1.0000           -1.3413     3.6710
  data required time                                                                       3.6710
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6710
  data arrival time                                                                       -3.6763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0053

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0481 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0481 

  slack (with derating applied) (VIOLATED)                                     -0.0053 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0091 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_LD (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_HVT)
                                            0.0000   0.1102   1.0000   0.0000   0.0013 &   1.0336 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_HVT)       0.1961   1.0000            1.3788 &   2.4124 f
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   1.4656 
  I_SDRAM_TOP/I_SDRAM_IF/U457/A0 (HADDX1_HVT)
                                            0.0000   0.1961   1.0000   0.0000   0.0000 &   2.4124 f
  I_SDRAM_TOP/I_SDRAM_IF/U457/SO (HADDX1_HVT)        0.3140   1.0000            0.8573 &   3.2697 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1   3.1952 
  HFSBUF_4_124/A (NBUFFX4_HVT)              0.0821   0.3140   1.0000   0.0543   0.0544 &   3.3241 f
  HFSBUF_4_124/Y (NBUFFX4_HVT)                       0.3507   1.0000            0.5805 &   3.9046 f
  sd_LD (net)                  1  24.2011 
  sd_LD (out)                               0.0306   0.3509   1.0000   0.0212   0.0275 &   3.9320 f
  data arrival time                                                                        3.9320

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0052 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0123 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_12124_5571/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_12124_5571/Y (NBUFFX8_LVT)
                                                     0.1234   1.0000            0.1658 &   1.0785 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_880 (net)
                              34  41.7924 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1238   1.0000   0.0000   0.0050 &   1.0836 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/Q (SDFFARX1_HVT)
                                                     0.2983   1.0000            1.3186 &   2.4022 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__12_ (net)
                               5   4.7618 
  I_SDRAM_TOP/I_SDRAM_IF/U2422/A3 (MUX41X1_RVT)
                                            0.0359   0.2983   1.0000   0.0249   0.0249 &   2.4271 f
  I_SDRAM_TOP/I_SDRAM_IF/U2422/Y (MUX41X1_RVT)       0.1902   1.0000            0.8187 &   3.2458 f
  I_SDRAM_TOP/I_SDRAM_IF/n2214 (net)
                               2   2.5117 
  I_SDRAM_TOP/I_SDRAM_IF/U2424/A2 (AO22X1_RVT)
                                            0.0359   0.1902   1.0000   0.0253   0.0253 &   3.2711 f
  I_SDRAM_TOP/I_SDRAM_IF/U2424/Y (AO22X1_RVT)        0.1071   1.0000            0.4128 &   3.6839 f
  I_SDRAM_TOP/I_SDRAM_IF/N2281 (net)
                               1   2.3848 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D (SDFFARX1_HVT)
                                            0.0095   0.1071   1.0000   0.0066   0.0066 &   3.6906 f
  data arrival time                                                                        3.6906

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1051   0.9500            0.1511 &   4.9193 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  16.0244 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/A (NBUFFX16_LVT)
                                           -0.0046   0.1051   0.9500  -0.0007  -0.0002 &   4.9191 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/Y (NBUFFX16_LVT)
                                                     0.0812   0.9500            0.1372 &   5.0563 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_881 (net)
                              54  44.9369 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0812   0.9500   0.0000   0.0010 &   5.0573 r
  clock reconvergence pessimism                                                 0.0928     5.1501
  clock uncertainty                                                            -0.1000     5.0501
  library setup time                                          1.0000           -1.3646     3.6855
  data required time                                                                       3.6855
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6855
  data arrival time                                                                       -3.6906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0051

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0491 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0491 

  slack (with derating applied) (VIOLATED)                                     -0.0051 
  clock reconvergence pessimism (due to derating)                              -0.0417 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0023 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3498   1.0000            1.5035 &   2.5108 r
  I_RISC_CORE/n1924 (net)      3   5.7692 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0560   0.3498   1.0000   0.0389   0.0390 &   2.5498 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3487   1.0000            0.5680 &   3.1179 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  48.7645 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[5] (SRAM2RW128x16)
                                            0.0379   0.3516   1.0000   0.0263   0.0543 &   3.1722 r
  data arrival time                                                                        3.1722

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1778_5611/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0085 &   3.0901 r
  I_RISC_CORE/ZCTSBUF_1778_5611/Y (NBUFFX4_LVT)      0.1162   0.9500            0.1476 &   3.2377 r
  I_RISC_CORE/ZCTSNET_118 (net)
                               2  17.9384 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1163   0.9500   0.0000   0.0029 &   3.2406 r
  clock reconvergence pessimism                                                 0.0553     3.2959
  clock uncertainty                                                            -0.1000     3.1959
  library setup time                                          1.0000           -0.0283     3.1675
  data required time                                                                       3.1675
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1675
  data arrival time                                                                       -3.1722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0047

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0428 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0428 

  slack (with derating applied) (VIOLATED)                                     -0.0047 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0103 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/Y (NBUFFX8_LVT)
                                                     0.1171   1.0000            0.1668 &   1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_878 (net)
                              44  40.5299 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1173   1.0000   0.0000   0.0004 &   1.0800 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/Q (SDFFARX1_HVT)
                                                     0.3061   1.0000            1.3185 &   2.3985 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__11_ (net)
                               5   4.9727 
  I_SDRAM_TOP/I_SDRAM_IF/U1343/A4 (MUX41X1_RVT)
                                            0.0320   0.3061   1.0000   0.0216   0.0216 &   2.4201 f
  I_SDRAM_TOP/I_SDRAM_IF/U1343/Y (MUX41X1_RVT)       0.1889   1.0000            0.8509 &   3.2710 f
  I_SDRAM_TOP/I_SDRAM_IF/n1271 (net)
                               2   2.3605 
  I_SDRAM_TOP/I_SDRAM_IF/U1345/A2 (AO22X1_RVT)
                                            0.0249   0.1889   1.0000   0.0175   0.0175 &   3.2885 f
  I_SDRAM_TOP/I_SDRAM_IF/U1345/Y (AO22X1_RVT)        0.0889   1.0000            0.3866 &   3.6750 f
  I_SDRAM_TOP/I_SDRAM_IF/N2252 (net)
                               1   0.8976 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D (SDFFARX1_HVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   3.6750 f
  data arrival time                                                                        3.6750

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_74361_5564/A (NBUFFX8_LVT)
                                            0.0000   0.0857   0.9500   0.0000   0.0037 &   4.9085 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_74361_5564/Y (NBUFFX8_LVT)
                                                     0.0975   0.9500            0.1331 &   5.0416 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_873 (net)
                              38  31.7098 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0974   0.9500   0.0000   0.0004 &   5.0420 r
  clock reconvergence pessimism                                                 0.0710     5.1130
  clock uncertainty                                                            -0.1000     5.0130
  library setup time                                          1.0000           -1.3424     3.6706
  data required time                                                                       3.6706
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6706
  data arrival time                                                                       -3.6750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0045

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0482 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0482 

  slack (with derating applied) (VIOLATED)                                     -0.0044 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0100 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0894                     0.0318 &   0.0318 r
  sys_2x_clk (net)             2  13.8853 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0022 &   0.0340 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0746   1.0000            0.1261 &   0.1601 r
  occ_int2/ZCTSNET_6 (net)     2  32.7436 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0122 &   0.1723 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0418   1.0000            0.1951 &   0.3674 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.8157 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0418   1.0000   0.0000   0.0000 &   0.3674 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0726   1.0000            0.1171 &   0.4845 r
  occ_int2/clk[0] (net)        2   3.0030 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000 &   0.4845 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0887   1.0000            0.1268 &   0.6113 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  27.0349 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0003 &   0.6115 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1706   1.0000            0.3957 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  29.3850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   1.0073 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3498   1.0000            1.5035 &   2.5108 r
  I_RISC_CORE/n1924 (net)      3   5.7692 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0560   0.3498   1.0000   0.0389   0.0390 &   2.5498 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3487   1.0000            0.5680 &   3.1179 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  48.7645 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[5] (SRAM2RW128x16)
                                            0.0379   0.3514   1.0000   0.0263   0.0548 &   3.1727 r
  data arrival time                                                                        3.1727

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0847                     0.0282 &   2.4282 r
  sys_2x_clk (net)             2  12.9580 
  occ_int2/ZCTSBUF_1476_5632/A (NBUFFX16_LVT)
                                            0.0000   0.0848   0.9500   0.0000   0.0019 &   2.4301 r
  occ_int2/ZCTSBUF_1476_5632/Y (NBUFFX16_LVT)        0.0737   0.9500            0.1173 &   2.5474 r
  occ_int2/ZCTSNET_6 (net)     2  32.2874 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0737   0.9500   0.0000   0.0114 &   2.5588 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1826 &   2.7414 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.6565 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0404   0.9500   0.0000   0.0000 &   2.7414 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0592   0.9500            0.1039 &   2.8453 r
  occ_int2/clk[0] (net)        2   2.2680 
  I_RISC_CORE/ZCTSBUF_3599_5616/A (NBUFFX8_LVT)
                                            0.0000   0.0592   0.9500   0.0000   0.0000 &   2.8453 r
  I_RISC_CORE/ZCTSBUF_3599_5616/Y (NBUFFX8_LVT)      0.0829   0.9500            0.1107 &   2.9560 r
  I_RISC_CORE/ZCTSNET_123 (net)
                               8  24.5339 
  I_RISC_CORE/ZCTSBUF_2913_5613/A (NBUFFX8_LVT)
                                            0.0000   0.0830   0.9500   0.0000   0.0012 &   2.9572 r
  I_RISC_CORE/ZCTSBUF_2913_5613/Y (NBUFFX8_LVT)      0.0961   0.9500            0.1244 &   3.0816 r
  I_RISC_CORE/ZCTSNET_120 (net)
                               3  28.6217 
  I_RISC_CORE/ZCTSBUF_1778_5611/A (NBUFFX4_LVT)
                                            0.0000   0.0970   0.9500   0.0000   0.0085 &   3.0901 r
  I_RISC_CORE/ZCTSBUF_1778_5611/Y (NBUFFX4_LVT)      0.1162   0.9500            0.1476 &   3.2377 r
  I_RISC_CORE/ZCTSNET_118 (net)
                               2  17.9384 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.1163   0.9500   0.0000   0.0037 &   3.2414 r
  clock reconvergence pessimism                                                 0.0553     3.2966
  clock uncertainty                                                            -0.1000     3.1966
  library setup time                                          1.0000           -0.0283     3.1683
  data required time                                                                       3.1683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1683
  data arrival time                                                                       -3.1727
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0044

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0428 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0428 

  slack (with derating applied) (VIOLATED)                                     -0.0044 
  clock reconvergence pessimism (due to derating)                              -0.0278 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0106 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0954   1.0000            0.1534 &   0.8926 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  28.1997 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22991_5544/A (NBUFFX8_LVT)
                                            0.0000   0.0959   1.0000   0.0000   0.0059 &   0.8986 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22991_5544/Y (NBUFFX8_LVT)
                                                     0.1274   1.0000            0.1606 &   1.0592 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_853 (net)
                              48  44.8103 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1277   1.0000   0.0000   0.0024 &   1.0616 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/Q (SDFFARX1_HVT)
                                                     0.3184   1.0000            1.3338 &   2.3953 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__11_ (net)
                               5   5.3175 
  I_SDRAM_TOP/I_SDRAM_IF/U3486/A4 (MUX41X1_RVT)
                                            0.0246   0.3184   1.0000   0.0170   0.0171 &   2.4124 f
  I_SDRAM_TOP/I_SDRAM_IF/U3486/Y (MUX41X1_RVT)       0.1860   1.0000            0.8536 &   3.2660 f
  I_SDRAM_TOP/I_SDRAM_IF/n2155 (net)
                               2   2.0239 
  I_SDRAM_TOP/I_SDRAM_IF/U3488/A2 (AO22X1_RVT)
                                            0.0176   0.1860   1.0000   0.0122   0.0122 &   3.2782 f
  I_SDRAM_TOP/I_SDRAM_IF/U3488/Y (AO22X1_RVT)        0.0826   1.0000            0.3796 &   3.6578 f
  I_SDRAM_TOP/I_SDRAM_IF/N827 (net)
                               1   0.6948 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_/D (SDFFARX1_HVT)
                                            0.0065   0.0826   1.0000   0.0045   0.0045 &   3.6623 f
  data arrival time                                                                        3.6623

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50873_5562/A (NBUFFX16_LVT)
                                            0.0000   0.0859   0.9500   0.0000   0.0082 &   4.9130 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50873_5562/Y (NBUFFX16_LVT)
                                                     0.0780   0.9500            0.1240 &   5.0369 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_871 (net)
                              49  40.3813 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0785   0.9500   0.0000   0.0024 &   5.0393 r
  clock reconvergence pessimism                                                 0.0710     5.1103
  clock uncertainty                                                            -0.1000     5.0103
  library setup time                                          1.0000           -1.3522     3.6581
  data required time                                                                       3.6581
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6581
  data arrival time                                                                       -3.6623
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0042

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0042 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0101 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8953_5573/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8953_5573/Y (NBUFFX8_LVT)
                                                     0.1097   1.0000            0.1629 &   1.0757 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_882 (net)
                              40  37.2246 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1097   1.0000   0.0000   0.0001 &   1.0758 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/Q (SDFFARX1_HVT)
                                                     0.2782   1.0000            1.2957 &   2.3715 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__20_ (net)
                               5   4.1992 
  I_SDRAM_TOP/I_SDRAM_IF/U3237/A3 (MUX41X1_RVT)
                                            0.0415   0.2782   1.0000   0.0288   0.0289 &   2.4004 f
  I_SDRAM_TOP/I_SDRAM_IF/U3237/Y (MUX41X1_RVT)       0.1887   1.0000            0.7994 &   3.1997 f
  I_SDRAM_TOP/I_SDRAM_IF/n1025 (net)
                               2   2.3312 
  I_SDRAM_TOP/I_SDRAM_IF/U3239/A2 (AO22X1_RVT)
                                            0.0247   0.1887   1.0000   0.0173   0.0173 &   3.2171 f
  I_SDRAM_TOP/I_SDRAM_IF/U3239/Y (AO22X1_RVT)        0.1034   1.0000            0.4117 &   3.6287 f
  I_SDRAM_TOP/I_SDRAM_IF/N769 (net)
                               1   2.3905 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_/D (SDFFARX1_HVT)
                                            0.0131   0.1034   1.0000   0.0085   0.0086 &   3.6373 f
  data arrival time                                                                        3.6373

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/Y (NBUFFX16_LVT)
                                                     0.0724   0.9500            0.1343 &   5.0308 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_862 (net)
                              45  35.9698 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__12_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0724   0.9500   0.0000   0.0003 &   5.0311 r
  clock reconvergence pessimism                                                 0.0710     5.1021
  clock uncertainty                                                            -0.1000     5.0021
  library setup time                                          1.0000           -1.3686     3.6334
  data required time                                                                       3.6334
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6334
  data arrival time                                                                       -3.6373
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0039

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0039 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0100 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0954   1.0000            0.1534 &   0.8926 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  28.1997 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22991_5544/A (NBUFFX8_LVT)
                                            0.0000   0.0959   1.0000   0.0000   0.0059 &   0.8986 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_22991_5544/Y (NBUFFX8_LVT)
                                                     0.1274   1.0000            0.1606 &   1.0592 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_853 (net)
                              48  44.8103 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1276   1.0000   0.0000   0.0022 &   1.0614 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__18_/Q (SDFFARX1_HVT)
                                                     0.3197   1.0000            1.3345 &   2.3959 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__18_ (net)
                               5   5.3537 
  I_SDRAM_TOP/I_SDRAM_IF/U1313/A4 (MUX41X1_RVT)
                                            0.0540   0.3197   1.0000   0.0362   0.0362 &   2.4321 f
  I_SDRAM_TOP/I_SDRAM_IF/U1313/Y (MUX41X1_RVT)       0.1863   1.0000            0.8554 &   3.2875 f
  I_SDRAM_TOP/I_SDRAM_IF/n424 (net)
                               2   2.0626 
  I_SDRAM_TOP/I_SDRAM_IF/U1315/A2 (AO22X1_RVT)
                                            0.0235   0.1863   1.0000   0.0161   0.0161 &   3.3036 f
  I_SDRAM_TOP/I_SDRAM_IF/U1315/Y (AO22X1_RVT)        0.0951   1.0000            0.3867 &   3.6903 f
  I_SDRAM_TOP/I_SDRAM_IF/N676 (net)
                               1   0.9949 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D (SDFFARX1_HVT)
                                            0.0069   0.0951   1.0000   0.0048   0.0048 &   3.6951 f
  data arrival time                                                                        3.6951

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0862   0.9500            0.1348 &   4.9030 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  24.2436 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_24770_5543/A (NBUFFX8_LVT)
                                            0.0000   0.0866   0.9500   0.0000   0.0047 &   4.9077 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_24770_5543/Y (NBUFFX8_LVT)
                                                     0.1025   0.9500            0.1356 &   5.0432 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_852 (net)
                              40  33.7317 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1027   0.9500   0.0000   0.0012 &   5.0444 r
  clock reconvergence pessimism                                                 0.0897     5.1341
  clock uncertainty                                                            -0.1000     5.0341
  library setup time                                          1.0000           -1.3423     3.6917
  data required time                                                                       3.6917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6917
  data arrival time                                                                       -3.6951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0483 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0483 

  slack (with derating applied) (VIOLATED)                                     -0.0034 
  clock reconvergence pessimism (due to derating)                              -0.0409 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0040 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_17
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_RW (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0616   1.0000   0.0000   0.0046 &   0.4674 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0708   1.0000            0.1132 &   0.5807 r
  ctosc_gls_3 (net)            1   8.6446 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)        0.0000   0.0708   1.0000   0.0000   0.0006 &   0.5812 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0985   1.0000            0.1268 &   0.7081 r
  ZCTSNET_310 (net)            3  30.1003 
  ZCTSBUF_9240_5621/A (NBUFFX4_LVT)         0.0000   0.0993   1.0000   0.0000   0.0084 &   0.7165 r
  ZCTSBUF_9240_5621/Y (NBUFFX4_LVT)                  0.1115   1.0000            0.1543 &   0.8708 r
  ZCTSNET_309 (net)            2  16.9823 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/A (NBUFFX8_LVT)
                                            0.0000   0.1116   1.0000   0.0000   0.0027 &   0.8735 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8549_5620/Y (NBUFFX8_LVT)
                                                     0.1099   1.0000            0.1588 &   1.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_920 (net)
                              33  36.6462 
  I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK (SDFFASX1_HVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0017 &   1.0340 r
  I_SDRAM_TOP/I_SDRAM_IF/R_17/Q (SDFFASX1_HVT)       0.2171   1.0000            1.4024 &   2.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/n118 (net)
                               2   2.2001 
  I_SDRAM_TOP/I_SDRAM_IF/U458/A0 (HADDX1_HVT)
                                            0.0178   0.2171   1.0000   0.0123   0.0123 &   2.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/U458/SO (HADDX1_HVT)        0.3350   1.0000            0.8971 &   3.3457 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1   3.8910 
  HFSBUF_4_125/A (NBUFFX4_HVT)              0.0153   0.3350   1.0000   0.0106   0.0108 &   3.3565 f
  HFSBUF_4_125/Y (NBUFFX4_HVT)                       0.2979   1.0000            0.5701 &   3.9266 f
  sd_RW (net)                  1  18.8773 
  sd_RW (out)                               0.0000   0.2987   1.0000   0.0000   0.0033 &   3.9300 f
  data arrival time                                                                        3.9300

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock SDRAM_CLK (source latency)                                              0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/A (NBUFFX4_LVT)
                                            0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5865/Y (NBUFFX4_LVT)
                                                     0.0383   0.9500            0.0808 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_3 (net)
                               1   1.0757 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/A (NBUFFX4_LVT)
                                            0.0000   0.0383   0.9500  -0.0000   0.0000 &   4.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5864/Y (NBUFFX4_LVT)
                                                     0.0376   0.9500            0.0725 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_2 (net)
                               1   0.9688 
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/A (NBUFFX4_LVT)
                                            0.0000   0.0376   0.9500   0.0000   0.0000 &   4.5734 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5863/Y (NBUFFX4_LVT)
                                                     0.0423   0.9500            0.0760 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_1 (net)
                               2   2.0809 
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/A (NBUFFX8_LVT)
                                            0.0000   0.0423   0.9500   0.0000   0.0000 &   4.6494 r
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y (NBUFFX8_LVT)
                                                     0.0747   0.9500            0.0963 &   4.7457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  20.4916 
  sd_CK (out)                              -0.0040   0.0749   0.9500  -0.0023   0.0013 &   4.7470 r
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0299     4.7769
  clock uncertainty                                                            -0.1000     4.6769
  output external delay                                                        -0.7500     3.9269
  data required time                                                                       3.9269
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9269
  data arrival time                                                                       -3.9300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0031

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0329 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0329 

  slack (with derating applied) (VIOLATED)                                     -0.0031 
  clock reconvergence pessimism (due to derating)                              -0.0155 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0144 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_49222_5583/A (NBUFFX8_LVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0038 &   3.0438 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_49222_5583/Y (NBUFFX8_LVT)
                                                     0.0781   1.0000            0.1457 &   3.1895 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_892 (net)
                              34  36.0457 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0782   1.0000   0.0000   0.0015 &   3.1910 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/Q (SDFFNARX1_HVT)
                                                     0.3548   1.0000            1.2316 &   4.4225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_578 (net)
                               5   5.8839 
  I_SDRAM_TOP/I_SDRAM_IF/U5072/A4 (MUX41X1_RVT)
                                            0.0562   0.3548   1.0000   0.0374   0.0374 &   4.4600 f
  I_SDRAM_TOP/I_SDRAM_IF/U5072/Y (MUX41X1_RVT)       0.1836   1.0000            0.8719 &   5.3319 f
  I_SDRAM_TOP/I_SDRAM_IF/n2984 (net)
                               2   1.6734 
  I_SDRAM_TOP/I_SDRAM_IF/U6151/A2 (AO22X1_RVT)
                                            0.0168   0.1836   1.0000   0.0116   0.0117 &   5.3435 f
  I_SDRAM_TOP/I_SDRAM_IF/U6151/Y (AO22X1_RVT)        0.0914   1.0000            0.3916 &   5.7351 f
  I_SDRAM_TOP/I_SDRAM_IF/N3208 (net)
                               1   1.3851 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D (SDFFNARX1_HVT)
                                            0.0081   0.0914   1.0000   0.0056   0.0056 &   5.7407 f
  data arrival time                                                                        5.7407

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50878_5582/A (NBUFFX8_LVT)
                                            0.0000   0.0705   0.9500   0.0000   0.0032 &   7.0647 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_50878_5582/Y (NBUFFX8_LVT)
                                                     0.0773   0.9500            0.1373 &   7.2019 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_891 (net)
                              45  36.8526 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0774   0.9500   0.0000   0.0006 &   7.2025 f
  clock reconvergence pessimism                                                 0.0785     7.2810
  clock uncertainty                                                            -0.1000     7.1810
  library setup time                                          1.0000           -1.4433     5.7377
  data required time                                                                       5.7377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7377
  data arrival time                                                                       -5.7407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0538 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0538 

  slack (with derating applied) (VIOLATED)                                     -0.0030 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0044 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0076 &   0.9018 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y (NBUFFX8_LVT)
                                                     0.1326   1.0000            0.1633 &   1.0650 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_875 (net)
                              47  47.1642 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1332   1.0000   0.0000   0.0029 &   1.0679 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__13_/Q (SDFFARX1_HVT)
                                                     0.2985   1.0000            1.3256 &   2.3935 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__13_ (net)
                               5   4.7691 
  I_SDRAM_TOP/I_SDRAM_IF/U2465/A4 (MUX41X1_RVT)
                                            0.0684   0.2985   1.0000   0.0466   0.0467 &   2.4402 f
  I_SDRAM_TOP/I_SDRAM_IF/U2465/Y (MUX41X1_RVT)       0.1846   1.0000            0.8322 &   3.2723 f
  I_SDRAM_TOP/I_SDRAM_IF/n655 (net)
                               2   1.8177 
  I_SDRAM_TOP/I_SDRAM_IF/U2467/A2 (AO22X1_RVT)
                                            0.0165   0.1846   1.0000   0.0114   0.0114 &   3.2838 f
  I_SDRAM_TOP/I_SDRAM_IF/U2467/Y (AO22X1_RVT)        0.0830   1.0000            0.3792 &   3.6630 f
  I_SDRAM_TOP/I_SDRAM_IF/N2001 (net)
                               1   0.7260 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D (SDFFARX1_HVT)
                                            0.0000   0.0830   1.0000   0.0000   0.0000 &   3.6630 f
  data arrival time                                                                        3.6630

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48034_5552/Y (NBUFFX16_LVT)
                                                     0.0838   0.9500            0.1388 &   5.0353 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_861 (net)
                              52  44.8964 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0840   0.9500   0.0000   0.0024 &   5.0377 r
  clock reconvergence pessimism                                                 0.0710     5.1086
  clock uncertainty                                                            -0.1000     5.0086
  library setup time                                          1.0000           -1.3485     3.6601
  data required time                                                                       3.6601
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6601
  data arrival time                                                                       -3.6630
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0029

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0029 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0114 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0808   1.0000            0.1557 &   3.0467 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  18.8605 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_11029_5609/A (NBUFFX8_LVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0006 &   3.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_11029_5609/Y (NBUFFX8_LVT)
                                                     0.0752   1.0000            0.1505 &   3.1978 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_918 (net)
                              37  35.3878 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0001 &   3.1978 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/Q (SDFFNARX1_HVT)
                                                     0.3066   1.0000            1.1978 &   4.3956 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_211 (net)
                               5   4.5253 
  I_SDRAM_TOP/I_SDRAM_IF/U4408/A3 (MUX41X1_RVT)
                                            0.0575   0.3066   1.0000   0.0389   0.0389 &   4.4346 f
  I_SDRAM_TOP/I_SDRAM_IF/U4408/Y (MUX41X1_RVT)       0.1910   1.0000            0.8271 &   5.2617 f
  I_SDRAM_TOP/I_SDRAM_IF/n2620 (net)
                               2   2.6089 
  I_SDRAM_TOP/I_SDRAM_IF/U4410/A2 (AO22X1_RVT)
                                            0.0292   0.1910   1.0000   0.0201   0.0201 &   5.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/U4410/Y (AO22X1_RVT)        0.1075   1.0000            0.4183 &   5.7001 f
  I_SDRAM_TOP/I_SDRAM_IF/N3824 (net)
                               1   2.7399 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/D (SDFFNARX1_HVT)
                                            0.0106   0.1075   1.0000   0.0071   0.0072 &   5.7073 f
  data arrival time                                                                        5.7073

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0714   0.9500            0.1306 &   7.0564 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  29.0071 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_25485_5596/A (NBUFFX16_LVT)
                                            0.0000   0.0717   0.9500   0.0000   0.0013 &   7.0577 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_25485_5596/Y (NBUFFX16_LVT)
                                                     0.0701   0.9500            0.1339 &   7.1916 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_905 (net)
                              55  49.0600 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0702   0.9500   0.0000   0.0022 &   7.1938 f
  clock reconvergence pessimism                                                 0.0651     7.2589
  clock uncertainty                                                            -0.1000     7.1589
  library setup time                                          1.0000           -1.4544     5.7045
  data required time                                                                       5.7045
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7045
  data arrival time                                                                       -5.7073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0028

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0533 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0533 

  slack (with derating applied) (VIOLATED)                                     -0.0028 
  clock reconvergence pessimism (due to derating)                              -0.0392 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0113 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0758   1.0000            0.1438 &   3.0347 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  32.4393 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_31927_5599/A (NBUFFX8_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0052 &   3.0399 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_31927_5599/Y (NBUFFX8_LVT)
                                                     0.0833   1.0000            0.1530 &   3.1930 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_908 (net)
                              43  41.9333 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0004 &   3.1933 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/Q (SDFFNARX1_HVT)
                                                     0.3442   1.0000            1.2286 &   4.4219 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_764 (net)
                               5   5.5866 
  I_SDRAM_TOP/I_SDRAM_IF/U6225/A3 (MUX41X1_RVT)
                                            0.0694   0.3442   1.0000   0.0475   0.0475 &   4.4695 f
  I_SDRAM_TOP/I_SDRAM_IF/U6225/Y (MUX41X1_RVT)       0.1871   1.0000            0.8475 &   5.3170 f
  I_SDRAM_TOP/I_SDRAM_IF/n3062 (net)
                               2   2.1543 
  I_SDRAM_TOP/I_SDRAM_IF/U6227/A2 (AO22X1_RVT)
                                            0.0305   0.1871   1.0000   0.0204   0.0204 &   5.3374 f
  I_SDRAM_TOP/I_SDRAM_IF/U6227/Y (AO22X1_RVT)        0.0869   1.0000            0.3878 &   5.7252 f
  I_SDRAM_TOP/I_SDRAM_IF/N2871 (net)
                               1   1.0144 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/D (SDFFNARX1_HVT)
                                            0.0070   0.0869   1.0000   0.0049   0.0049 &   5.7301 f
  data arrival time                                                                        5.7301

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0714   0.9500            0.1306 &   7.0564 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  29.0071 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34632_5603/A (NBUFFX8_LVT)
                                            0.0000   0.0721   0.9500   0.0000   0.0045 &   7.0609 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34632_5603/Y (NBUFFX8_LVT)
                                                     0.0696   0.9500            0.1334 &   7.1943 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_912 (net)
                              36  30.7148 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0696   0.9500   0.0000   0.0000 &   7.1943 f
  clock reconvergence pessimism                                                 0.0783     7.2726
  clock uncertainty                                                            -0.1000     7.1726
  library setup time                                          1.0000           -1.4452     5.7274
  data required time                                                                       5.7274
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7274
  data arrival time                                                                       -5.7301
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0027

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0534 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0534 

  slack (with derating applied) (VIOLATED)                                     -0.0027 
  clock reconvergence pessimism (due to derating)                              -0.0461 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0046 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0808   1.0000            0.1557 &   3.0467 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  18.8605 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/A (NBUFFX16_LVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0006 &   3.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y (NBUFFX16_LVT)
                                                     0.0695   1.0000            0.1456 &   3.1929 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_917 (net)
                              47  46.6719 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0698   1.0000   0.0000   0.0023 &   3.1952 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/Q (SDFFNARX1_HVT)
                                                     0.3078   1.0000            1.1944 &   4.3897 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_337 (net)
                               5   4.5586 
  I_SDRAM_TOP/I_SDRAM_IF/U5593/A4 (MUX41X1_RVT)
                                            0.0301   0.3078   1.0000   0.0208   0.0209 &   4.4105 f
  I_SDRAM_TOP/I_SDRAM_IF/U5593/Y (MUX41X1_RVT)       0.1848   1.0000            0.8404 &   5.2509 f
  I_SDRAM_TOP/I_SDRAM_IF/n2718 (net)
                               2   1.8493 
  I_SDRAM_TOP/I_SDRAM_IF/U5596/A4 (AO22X1_HVT)
                                            0.0334   0.1848   1.0000   0.0240   0.0240 &   5.2749 f
  I_SDRAM_TOP/I_SDRAM_IF/U5596/Y (AO22X1_HVT)        0.1672   1.0000            0.4361 &   5.7110 f
  I_SDRAM_TOP/I_SDRAM_IF/N3633 (net)
                               1   0.6853 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   5.7110 f
  data arrival time                                                                        5.7110

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0764   0.9500            0.1417 &   7.0675 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  16.9891 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/A (NBUFFX16_LVT)
                                            0.0000   0.0764   0.9500   0.0000   0.0005 &   7.0680 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_13223_5608/Y (NBUFFX16_LVT)
                                                     0.0661   0.9500            0.1330 &   7.2010 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_917 (net)
                              47  41.4990 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0663   0.9500   0.0000   0.0024 &   7.2034 f
  clock reconvergence pessimism                                                 0.0919     7.2953
  clock uncertainty                                                            -0.1000     7.1953
  library setup time                                          1.0000           -1.4868     5.7085
  data required time                                                                       5.7085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7085
  data arrival time                                                                       -5.7110
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0025

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0538 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0538 

  slack (with derating applied) (VIOLATED)                                     -0.0025 
  clock reconvergence pessimism (due to derating)                              -0.0537 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0024 



  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[1] (in)                                   0.0965                     0.0351 &   2.6851 f
  sd_DQ_in[1] (net)            1   3.2063 
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_mt_inst_7591/A (NBUFFX4_HVT)
                                            0.0166   0.0964   1.0000   0.0119   0.0120 &   2.6971 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_mt_inst_7591/Y (NBUFFX4_HVT)
                                                     0.2604   1.0000            0.3592 &   3.0563 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_gre_net_1716 (net)
                               1  15.0529 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6938/A (NBUFFX2_HVT)
                                            0.0823   0.2613   1.0000   0.0571   0.0598 &   3.1162 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6938/Y (NBUFFX2_HVT)
                                                     0.1442   1.0000            0.4031 &   3.5193 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1434 (net)
                               1   1.3058 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6939/A (NBUFFX2_HVT)
                                            0.0069   0.1442   1.0000   0.0048   0.0048 &   3.5241 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6939/Y (NBUFFX2_HVT)
                                                     0.1441   1.0000            0.3097 &   3.8337 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1435 (net)
                               1   1.3783 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6937/A (NBUFFX2_HVT)
                                            0.0275   0.1441   1.0000   0.0193   0.0193 &   3.8530 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_6937/Y (NBUFFX2_HVT)
                                                     0.2432   1.0000            0.3811 &   4.2341 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_1433 (net)
                               2   7.1237 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX1_RVT)
                                            0.0246   0.2432   1.0000   0.0166   0.0168 &   4.2509 f
  data arrival time                                                                        4.2509

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  ctosc_gls_inst_5866/A (NBUFFX4_LVT)       0.0000   0.0598   0.9500   0.0000   0.0042 &   4.5191 r
  ctosc_gls_inst_5866/Y (NBUFFX4_LVT)                0.0687   0.9500            0.1053 &   4.6245 r
  ctosc_gls_3 (net)            1   8.1500 
  ZCTSBUF_12767_5625/A (NBUFFX8_LVT)       -0.0051   0.0687   0.9500  -0.0029  -0.0026 &   4.6219 r
  ZCTSBUF_12767_5625/Y (NBUFFX8_LVT)                 0.0960   0.9500            0.1186 &   4.7405 r
  ZCTSNET_310 (net)            3  29.2158 
  I_SDRAM_TOP/ZCTSBUF_2490_5619/A (NBUFFX8_LVT)
                                           -0.0046   0.0970   0.9500  -0.0007   0.0075 &   4.7479 r
  I_SDRAM_TOP/ZCTSBUF_2490_5619/Y (NBUFFX8_LVT)      0.0991   0.9500            0.1340 &   4.8819 r
  I_SDRAM_TOP/ZCTSNET_179 (net)
                               3  30.3220 
  I_SDRAM_TOP/ZCTSBUF_2109_5617/A (NBUFFX8_LVT)
                                            0.0000   0.0997   0.9500   0.0000   0.0061 &   4.8880 r
  I_SDRAM_TOP/ZCTSBUF_2109_5617/Y (NBUFFX8_LVT)      0.0940   0.9500            0.1324 &   5.0204 r
  I_SDRAM_TOP/ZCTSNET_177 (net)
                              17  27.8551 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX1_RVT)
                                            0.0000   0.0947   0.9500   0.0000   0.0058 &   5.0262 r
  clock reconvergence pessimism                                                 0.0000     5.0262
  clock uncertainty                                                            -0.1000     4.9262
  library setup time                                          1.0000           -0.6776     4.2485
  data required time                                                                       4.2485
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.2485
  data arrival time                                                                       -4.2509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0023

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0023 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0454 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0758   1.0000            0.1438 &   3.0347 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  32.4393 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/A (NBUFFX8_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0065 &   3.0412 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/Y (NBUFFX8_LVT)
                                                     0.0830   1.0000            0.1529 &   3.1941 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_906 (net)
                              44  41.6906 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0832   1.0000   0.0000   0.0005 &   3.1946 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/Q (SDFFNARX1_HVT)
                                                     0.3354   1.0000            1.2227 &   4.4173 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_406 (net)
                               5   5.3374 
  I_SDRAM_TOP/I_SDRAM_IF/U5555/A4 (MUX41X1_RVT)
                                            0.1001   0.3354   1.0000   0.0672   0.0672 &   4.4845 f
  I_SDRAM_TOP/I_SDRAM_IF/U5555/Y (MUX41X1_RVT)       0.1883   1.0000            0.8723 &   5.3569 f
  I_SDRAM_TOP/I_SDRAM_IF/n2901 (net)
                               2   2.2907 
  I_SDRAM_TOP/I_SDRAM_IF/U6014/A2 (AO22X1_RVT)
                                            0.0171   0.1883   1.0000   0.0118   0.0119 &   5.3687 f
  I_SDRAM_TOP/I_SDRAM_IF/U6014/Y (AO22X1_RVT)        0.0904   1.0000            0.3852 &   5.7539 f
  I_SDRAM_TOP/I_SDRAM_IF/N3511 (net)
                               1   0.8586 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0904   1.0000   0.0000   0.0000 &   5.7539 f
  data arrival time                                                                        5.7539

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0714   0.9500            0.1306 &   7.0564 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  29.0071 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/A (NBUFFX8_LVT)
                                            0.0000   0.0721   0.9500   0.0000   0.0055 &   7.0619 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/Y (NBUFFX8_LVT)
                                                     0.0773   0.9500            0.1386 &   7.2004 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_906 (net)
                              44  37.0435 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0774   0.9500   0.0000   0.0004 &   7.2008 f
  clock reconvergence pessimism                                                 0.0937     7.2945
  clock uncertainty                                                            -0.1000     7.1945
  library setup time                                          1.0000           -1.4429     5.7516
  data required time                                                                       5.7516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7516
  data arrival time                                                                       -5.7539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0023

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.0023 
  clock reconvergence pessimism (due to derating)                              -0.0537 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0023 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0808   1.0000            0.1557 &   3.0467 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  18.8605 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/A (NBUFFX8_LVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0006 &   3.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y (NBUFFX8_LVT)
                                                     0.0768   1.0000            0.1509 &   3.1982 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_915 (net)
                              38  36.1646 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0771   1.0000   0.0000   0.0004 &   3.1986 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3654   1.0000            1.2377 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   6.1828 
  I_SDRAM_TOP/I_SDRAM_IF/U5414/A4 (MUX41X1_RVT)
                                            0.0572   0.3654   1.0000   0.0399   0.0400 &   4.4762 f
  I_SDRAM_TOP/I_SDRAM_IF/U5414/Y (MUX41X1_RVT)       0.1845   1.0000            0.8840 &   5.3602 f
  I_SDRAM_TOP/I_SDRAM_IF/n3299 (net)
                               2   1.8022 
  I_SDRAM_TOP/I_SDRAM_IF/U6480/A2 (AO22X1_RVT)
                                            0.0146   0.1845   1.0000   0.0101   0.0101 &   5.3704 f
  I_SDRAM_TOP/I_SDRAM_IF/U6480/Y (AO22X1_RVT)        0.0873   1.0000            0.3863 &   5.7566 f
  I_SDRAM_TOP/I_SDRAM_IF/N3882 (net)
                               1   1.0502 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0000 &   5.7566 f
  data arrival time                                                                        5.7566

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A (NBUFFX4_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y (NBUFFX4_LVT)
                                                     0.0764   0.9500            0.1417 &   7.0675 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_919 (net)
                               5  16.9891 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/A (NBUFFX8_LVT)
                                            0.0000   0.0764   0.9500   0.0000   0.0005 &   7.0680 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y (NBUFFX8_LVT)
                                                     0.0718   0.9500            0.1372 &   7.2053 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_915 (net)
                              38  32.0818 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0718   0.9500   0.0000   0.0005 &   7.2058 f
  clock reconvergence pessimism                                                 0.0929     7.2987
  clock uncertainty                                                            -0.1000     7.1987
  library setup time                                          1.0000           -1.4443     5.7544
  data required time                                                                       5.7544
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7544
  data arrival time                                                                       -5.7566
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0022

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -0.0022 
  clock reconvergence pessimism (due to derating)                              -0.0539 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0022 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0758   1.0000            0.1438 &   3.0347 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  32.4393 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/A (NBUFFX8_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0065 &   3.0412 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_27502_5597/Y (NBUFFX8_LVT)
                                                     0.0830   1.0000            0.1529 &   3.1941 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_906 (net)
                              44  41.6906 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0004 &   3.1945 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/Q (SDFFNARX1_HVT)
                                                     0.3387   1.0000            1.2248 &   4.4193 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_434 (net)
                               5   5.4308 
  I_SDRAM_TOP/I_SDRAM_IF/U6655/A3 (MUX41X1_RVT)
                                            0.0414   0.3387   1.0000   0.0275   0.0275 &   4.4469 f
  I_SDRAM_TOP/I_SDRAM_IF/U6655/Y (MUX41X1_RVT)       0.1854   1.0000            0.8386 &   5.2855 f
  I_SDRAM_TOP/I_SDRAM_IF/n3594 (net)
                               2   1.9462 
  I_SDRAM_TOP/I_SDRAM_IF/U6687/A2 (AO22X1_RVT)
                                            0.0351   0.1854   1.0000   0.0246   0.0246 &   5.3101 f
  I_SDRAM_TOP/I_SDRAM_IF/U6687/Y (AO22X1_RVT)        0.1015   1.0000            0.4015 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/N3420 (net)
                               1   1.8639 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/D (SDFFNARX1_HVT)
                                            0.0086   0.1015   1.0000   0.0060   0.0060 &   5.7176 f
  data arrival time                                                                        5.7176

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0714   0.9500            0.1306 &   7.0564 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  29.0071 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_28600_5598/A (NBUFFX8_LVT)
                                            0.0000   0.0721   0.9500   0.0000   0.0055 &   7.0619 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_28600_5598/Y (NBUFFX8_LVT)
                                                     0.0659   0.9500            0.1287 &   7.1906 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_907 (net)
                              28  26.3052 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0662   0.9500   0.0000   0.0008 &   7.1914 f
  clock reconvergence pessimism                                                 0.0783     7.2697
  clock uncertainty                                                            -0.1000     7.1697
  library setup time                                          1.0000           -1.4538     5.7159
  data required time                                                                       5.7159
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7159
  data arrival time                                                                       -5.7176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.0017 
  clock reconvergence pessimism (due to derating)                              -0.0461 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0055 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_12124_5571/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_12124_5571/Y (NBUFFX8_LVT)
                                                     0.1234   1.0000            0.1658 &   1.0785 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_880 (net)
                              34  41.7924 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1238   1.0000   0.0000   0.0050 &   1.0836 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/Q (SDFFARX1_HVT)
                                                     0.2959   1.0000            1.3171 &   2.4007 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_40__24_ (net)
                               5   4.6955 
  I_SDRAM_TOP/I_SDRAM_IF/U2423/A4 (MUX41X1_RVT)
                                            0.0499   0.2959   1.0000   0.0358   0.0358 &   2.4365 f
  I_SDRAM_TOP/I_SDRAM_IF/U2423/Y (MUX41X1_RVT)       0.1826   1.0000            0.8208 &   3.2573 f
  I_SDRAM_TOP/I_SDRAM_IF/n2215 (net)
                               2   1.5017 
  I_SDRAM_TOP/I_SDRAM_IF/U4153/A2 (AO22X1_RVT)
                                            0.0121   0.1826   1.0000   0.0084   0.0084 &   3.2657 f
  I_SDRAM_TOP/I_SDRAM_IF/U4153/Y (AO22X1_RVT)        0.1064   1.0000            0.4059 &   3.6717 f
  I_SDRAM_TOP/I_SDRAM_IF/N2297 (net)
                               1   2.3179 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/D (SDFFARX1_HVT)
                                            0.0219   0.1064   1.0000   0.0157   0.0157 &   3.6874 f
  data arrival time                                                                        3.6874

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1051   0.9500            0.1511 &   4.9193 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  16.0244 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/A (NBUFFX16_LVT)
                                           -0.0046   0.1051   0.9500  -0.0007  -0.0002 &   4.9191 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14808_5572/Y (NBUFFX16_LVT)
                                                     0.0812   0.9500            0.1372 &   5.0563 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_881 (net)
                              54  44.9369 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0812   0.9500   0.0000   0.0010 &   5.0573 r
  clock reconvergence pessimism                                                 0.0928     5.1501
  clock uncertainty                                                            -0.1000     5.0501
  library setup time                                          1.0000           -1.3642     3.6859
  data required time                                                                       3.6859
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6859
  data arrival time                                                                       -3.6874
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0015

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0491 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0491 

  slack (with derating applied) (VIOLATED)                                     -0.0015 
  clock reconvergence pessimism (due to derating)                              -0.0417 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0058 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1314   1.0000            0.1520 &   0.8913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  14.5046 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/A (NBUFFX16_LVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0003 &   0.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_45776_5551/Y (NBUFFX16_LVT)
                                                     0.0810   1.0000            0.1567 &   1.0483 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_860 (net)
                              47  43.3894 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0004 &   1.0486 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/Q (SDFFARX1_HVT)
                                                     0.3117   1.0000            1.2951 &   2.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__8_ (net)
                               5   5.1129 
  I_SDRAM_TOP/I_SDRAM_IF/U3910/A4 (MUX41X1_RVT)
                                            0.0419   0.3117   1.0000   0.0288   0.0289 &   2.3726 f
  I_SDRAM_TOP/I_SDRAM_IF/U3910/Y (MUX41X1_RVT)       0.1900   1.0000            0.8580 &   3.2306 f
  I_SDRAM_TOP/I_SDRAM_IF/n1991 (net)
                               2   2.4924 
  I_SDRAM_TOP/I_SDRAM_IF/U3912/A2 (AO22X1_RVT)
                                            0.0278   0.1900   1.0000   0.0193   0.0194 &   3.2499 f
  I_SDRAM_TOP/I_SDRAM_IF/U3912/Y (AO22X1_RVT)        0.0946   1.0000            0.4013 &   3.6513 f
  I_SDRAM_TOP/I_SDRAM_IF/N1616 (net)
                               1   1.6503 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_/D (SDFFARX1_HVT)
                                            0.0169   0.0946   1.0000   0.0119   0.0120 &   3.6632 f
  data arrival time                                                                        3.6632

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_39470_5553/Y (NBUFFX16_LVT)
                                                     0.0724   0.9500            0.1343 &   5.0308 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_862 (net)
                              45  35.9698 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0724   0.9500   0.0000   0.0003 &   5.0311 r
  clock reconvergence pessimism                                                 0.0943     5.1254
  clock uncertainty                                                            -0.1000     5.0254
  library setup time                                          1.0000           -1.3635     3.6619
  data required time                                                                       3.6619
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6619
  data arrival time                                                                       -3.6632
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0013

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0477 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0477 

  slack (with derating applied) (VIOLATED)                                     -0.0013 
  clock reconvergence pessimism (due to derating)                              -0.0405 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0058 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0739   1.0000            0.1491 &   3.0400 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  54.8636 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72584_5590/A (NBUFFX8_LVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0032 &   3.0432 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_72584_5590/Y (NBUFFX8_LVT)
                                                     0.0870   1.0000            0.1523 &   3.1955 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_899 (net)
                              47  43.7786 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0018 &   3.1973 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3132   1.0000            1.2114 &   4.4086 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   4.7129 
  I_SDRAM_TOP/I_SDRAM_IF/U5434/A2 (MUX41X1_RVT)
                                            0.0701   0.3132   1.0000   0.0494   0.0494 &   4.4580 f
  I_SDRAM_TOP/I_SDRAM_IF/U5434/Y (MUX41X1_RVT)       0.1933   1.0000            0.7908 &   5.2488 f
  I_SDRAM_TOP/I_SDRAM_IF/n2642 (net)
                               2   2.8865 
  I_SDRAM_TOP/I_SDRAM_IF/U5437/A2 (AO22X1_RVT)
                                            0.0507   0.1933   1.0000   0.0360   0.0360 &   5.2849 f
  I_SDRAM_TOP/I_SDRAM_IF/U5437/Y (AO22X1_RVT)        0.1177   1.0000            0.4263 &   5.7112 f
  I_SDRAM_TOP/I_SDRAM_IF/N2365 (net)
                               1   3.2046 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/D (SDFFNARX1_HVT)
                                            0.0121   0.1177   1.0000   0.0082   0.0083 &   5.7194 f
  data arrival time                                                                        5.7194

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_70212_5586/A (NBUFFX16_LVT)
                                            0.0000   0.0704   0.9500   0.0000   0.0012 &   7.0627 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_70212_5586/Y (NBUFFX16_LVT)
                                                     0.0710   0.9500            0.1330 &   7.1956 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_895 (net)
                              56  49.4566 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0712   0.9500   0.0000   0.0029 &   7.1986 f
  clock reconvergence pessimism                                                 0.0785     7.2771
  clock uncertainty                                                            -0.1000     7.1771
  library setup time                                          1.0000           -1.4586     5.7185
  data required time                                                                       5.7185
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7185
  data arrival time                                                                       -5.7194
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0536 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0536 

  slack (with derating applied) (VIOLATED)                                     -0.0010 
  clock reconvergence pessimism (due to derating)                              -0.0464 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0063 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0758   1.0000            0.1438 &   3.0347 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  32.4393 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_43835_5604/A (NBUFFX8_LVT)
                                            0.0000   0.0765   1.0000   0.0000   0.0040 &   3.0387 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_43835_5604/Y (NBUFFX8_LVT)
                                                     0.0852   1.0000            0.1548 &   3.1934 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_913 (net)
                              46  43.8791 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0001 &   3.1935 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/Q (SDFFNARX1_HVT)
                                                     0.3324   1.0000            1.2223 &   4.4159 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_858 (net)
                               5   5.2542 
  I_SDRAM_TOP/I_SDRAM_IF/U5321/A3 (MUX41X1_RVT)
                                            0.0270   0.3324   1.0000   0.0187   0.0187 &   4.4346 f
  I_SDRAM_TOP/I_SDRAM_IF/U5321/Y (MUX41X1_RVT)       0.1882   1.0000            0.8408 &   5.2753 f
  I_SDRAM_TOP/I_SDRAM_IF/n2857 (net)
                               2   2.2789 
  I_SDRAM_TOP/I_SDRAM_IF/U5932/A2 (AO22X1_RVT)
                                            0.0413   0.1882   1.0000   0.0292   0.0292 &   5.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/U5932/Y (AO22X1_RVT)        0.0966   1.0000            0.4028 &   5.7073 f
  I_SDRAM_TOP/I_SDRAM_IF/N2732 (net)
                               1   1.8142 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/D (SDFFNARX1_HVT)
                                            0.0054   0.0966   1.0000   0.0037   0.0038 &   5.7111 f
  data arrival time                                                                        5.7111

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/A (NBUFFX16_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_79040_5595/Y (NBUFFX16_LVT)
                                                     0.0703   0.9500            0.1357 &   7.0615 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_904 (net)
                              15  49.0989 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_67373_5587/A (NBUFFX16_LVT)
                                            0.0000   0.0703   0.9500   0.0000   0.0005 &   7.0620 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_67373_5587/Y (NBUFFX16_LVT)
                                                     0.0691   0.9500            0.1280 &   7.1900 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_896 (net)
                              43  43.2658 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0695   0.9500   0.0000   0.0049 &   7.1949 f
  clock reconvergence pessimism                                                 0.0651     7.2600
  clock uncertainty                                                            -0.1000     7.1600
  library setup time                                          1.0000           -1.4497     5.7103
  data required time                                                                       5.7103
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7103
  data arrival time                                                                       -5.7111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0008

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0534 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0534 

  slack (with derating applied) (VIOLATED)                                     -0.0008 
  clock reconvergence pessimism (due to derating)                              -0.0392 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0133 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0945   1.0000            0.1550 &   0.8942 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  51.3340 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/A (NBUFFX8_LVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0076 &   0.9018 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y (NBUFFX8_LVT)
                                                     0.1326   1.0000            0.1633 &   1.0650 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_875 (net)
                              47  47.1642 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1331   1.0000   0.0000   0.0028 &   1.0679 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/Q (SDFFARX1_HVT)
                                                     0.3172   1.0000            1.3370 &   2.4048 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__29_ (net)
                               5   5.2816 
  I_SDRAM_TOP/I_SDRAM_IF/U1415/A4 (MUX41X1_RVT)
                                            0.0667   0.3172   1.0000   0.0416   0.0416 &   2.4465 f
  I_SDRAM_TOP/I_SDRAM_IF/U1415/Y (MUX41X1_RVT)       0.1869   1.0000            0.8547 &   3.3012 f
  I_SDRAM_TOP/I_SDRAM_IF/n889 (net)
                               2   2.1261 
  I_SDRAM_TOP/I_SDRAM_IF/U3021/A2 (AO22X1_RVT)
                                            0.0383   0.1869   1.0000   0.0270   0.0270 &   3.3282 f
  I_SDRAM_TOP/I_SDRAM_IF/U3021/Y (AO22X1_RVT)        0.1010   1.0000            0.3984 &   3.7266 f
  I_SDRAM_TOP/I_SDRAM_IF/N2112 (net)
                               1   1.6269 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/D (SDFFARX1_HVT)
                                            0.0129   0.1010   1.0000   0.0092   0.0093 &   3.7358 f
  data arrival time                                                                        3.7358

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/A (NBUFFX16_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_84081_5568/Y (NBUFFX16_LVT)
                                                     0.0851   0.9500            0.1365 &   4.9047 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_877 (net)
                              13  43.5877 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/A (NBUFFX8_LVT)
                                            0.0000   0.0862   0.9500   0.0000   0.0059 &   4.9107 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_80012_5566/Y (NBUFFX8_LVT)
                                                     0.1211   0.9500            0.1447 &   5.0553 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_875 (net)
                              47  41.9707 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1212   0.9500   0.0000   0.0027 &   5.0581 r
  clock reconvergence pessimism                                                 0.1097     5.1678
  clock uncertainty                                                            -0.1000     5.0678
  library setup time                                          1.0000           -1.3328     3.7350
  data required time                                                                       3.7350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7350
  data arrival time                                                                       -3.7358
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0008

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0490 

  slack (with derating applied) (VIOLATED)                                     -0.0008 
  clock reconvergence pessimism (due to derating)                              -0.0489 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0007 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_10642_5570/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_10642_5570/Y (NBUFFX8_LVT)
                                                     0.1119   1.0000            0.1638 &   1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_879 (net)
                              38  38.0344 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1119   1.0000   0.0000   0.0004 &   1.0769 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/Q (SDFFARX1_HVT)
                                                     0.3098   1.0000            1.3168 &   2.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_30__0_ (net)
                               5   5.0734 
  I_SDRAM_TOP/I_SDRAM_IF/U1290/A4 (MUX41X1_RVT)
                                            0.0118   0.3098   1.0000   0.0082   0.0082 &   2.4020 f
  I_SDRAM_TOP/I_SDRAM_IF/U1290/Y (MUX41X1_RVT)       0.1828   1.0000            0.8323 &   3.2343 f
  I_SDRAM_TOP/I_SDRAM_IF/n687 (net)
                               2   1.5227 
  I_SDRAM_TOP/I_SDRAM_IF/U2570/A2 (AO22X1_RVT)
                                            0.0220   0.1828   1.0000   0.0153   0.0153 &   3.2496 f
  I_SDRAM_TOP/I_SDRAM_IF/U2570/Y (AO22X1_RVT)        0.1012   1.0000            0.3986 &   3.6481 f
  I_SDRAM_TOP/I_SDRAM_IF/N1830 (net)
                               1   1.8187 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/D (SDFFARX1_HVT)
                                            0.0000   0.1012   1.0000   0.0000   0.0000 &   3.6482 f
  data arrival time                                                                        3.6482

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/A (NBUFFX2_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_48841_5554/Y (NBUFFX2_LVT)
                                                     0.1104   0.9500            0.1287 &   4.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_863 (net)
                               4  11.6482 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/A (NBUFFX16_LVT)
                                           -0.0045   0.1104   0.9500  -0.0007  -0.0004 &   4.8965 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_37017_5550/Y (NBUFFX16_LVT)
                                                     0.0818   0.9500            0.1377 &   5.0342 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_859 (net)
                              51  42.9656 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0822   0.9500   0.0000   0.0028 &   5.0370 r
  clock reconvergence pessimism                                                 0.0710     5.1080
  clock uncertainty                                                            -0.1000     5.0080
  library setup time                                          1.0000           -1.3604     3.6475
  data required time                                                                       3.6475
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6475
  data arrival time                                                                       -3.6482
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0006

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0480 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0480 

  slack (with derating applied) (VIOLATED)                                     -0.0006 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0136 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0889                     0.0331 &   2.0831 f
  sdram_clk (net)              2  12.4267 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0017 &   2.0848 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0546   1.0000            0.2626 &   2.3474 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.8900 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0546   1.0000  -0.0000   0.0000 &   2.3474 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0545   1.0000            0.1491 &   2.4965 f
  occ_int2/clk[1] (net)        2   3.0126 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0545   1.0000  -0.0000   0.0000 &   2.4965 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0587   1.0000            0.1140 &   2.6105 f
  ZCTSNET_311 (net)            3  22.9020 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0592   1.0000   0.0000   0.0027 &   2.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0794   1.0000            0.2777 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   6.5504 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   2.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0758   1.0000            0.1438 &   3.0347 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  32.4393 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_31927_5599/A (NBUFFX8_LVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0052 &   3.0399 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_31927_5599/Y (NBUFFX8_LVT)
                                                     0.0833   1.0000            0.1530 &   3.1930 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_908 (net)
                              43  41.9333 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0004 &   3.1933 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/Q (SDFFNARX1_HVT)
                                                     0.3039   1.0000            1.2023 &   4.3956 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_744 (net)
                               5   4.4523 
  I_SDRAM_TOP/I_SDRAM_IF/U5850/A4 (MUX41X1_RVT)
                                            0.0316   0.3039   1.0000   0.0219   0.0219 &   4.4175 f
  I_SDRAM_TOP/I_SDRAM_IF/U5850/Y (MUX41X1_RVT)       0.1938   1.0000            0.8609 &   5.2784 f
  I_SDRAM_TOP/I_SDRAM_IF/n3035 (net)
                               2   2.9281 
  I_SDRAM_TOP/I_SDRAM_IF/U5852/A2 (AO22X1_RVT)
                                            0.0640   0.1938   1.0000   0.0420   0.0420 &   5.3205 f
  I_SDRAM_TOP/I_SDRAM_IF/U5852/Y (AO22X1_RVT)        0.0927   1.0000            0.4016 &   5.7220 f
  I_SDRAM_TOP/I_SDRAM_IF/N2918 (net)
                               1   1.4949 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/D (SDFFNARX1_HVT)
                                            0.0042   0.0927   1.0000   0.0029   0.0029 &   5.7250 f
  data arrival time                                                                        5.7250

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock source latency                                                          0.0000     6.1500
  sdram_clk (in)                                     0.0872                     0.0307 &   6.1807 f
  sdram_clk (net)              2  12.1102 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0873   0.9500   0.0000   0.0015 &   6.1822 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0538   0.9500            0.2469 &   6.4291 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7539 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0538   0.9500  -0.0000   0.0000 &   6.4292 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0416   0.9500            0.1364 &   6.5656 f
  occ_int2/clk[1] (net)        2   2.3348 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0416   0.9500  -0.0000   0.0000 &   6.5656 f
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0582   0.9500            0.0999 &   6.6655 f
  ZCTSNET_311 (net)            3  22.3607 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0587   0.9500   0.0000   0.0025 &   6.6680 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0745   0.9500            0.2578 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK (net)
                               4   5.3276 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/A (NBUFFX8_LVT)
                                            0.0000   0.0745   0.9500   0.0000   0.0000 &   6.9258 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_44236_5605/Y (NBUFFX8_LVT)
                                                     0.0714   0.9500            0.1306 &   7.0564 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_914 (net)
                               9  29.0071 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34632_5603/A (NBUFFX8_LVT)
                                            0.0000   0.0721   0.9500   0.0000   0.0045 &   7.0609 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34632_5603/Y (NBUFFX8_LVT)
                                                     0.0696   0.9500            0.1334 &   7.1943 f
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_912 (net)
                              36  30.7148 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)
                                            0.0000   0.0696   0.9500   0.0000   0.0000 &   7.1943 f
  clock reconvergence pessimism                                                 0.0783     7.2726
  clock uncertainty                                                            -0.1000     7.1726
  library setup time                                          1.0000           -1.4479     5.7247
  data required time                                                                       5.7247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7247
  data arrival time                                                                       -5.7250
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0003

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0534 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0533 

  slack (with derating applied) (VIOLATED)                                     -0.0003 
  clock reconvergence pessimism (due to derating)                              -0.0461 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0070 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0825                     0.0287 &   0.0287 r
  sdram_clk (net)              2  12.5165 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0017 &   0.0304 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0427   1.0000            0.1988 &   0.2293 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9171 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0427   1.0000  -0.0000   0.0000 &   0.2293 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0773   1.0000            0.1207 &   0.3500 r
  occ_int2/clk[1] (net)        2   3.3414 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0773   1.0000   0.0000   0.0000 &   0.3500 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0610   1.0000            0.1128 &   0.4628 r
  ZCTSNET_311 (net)            3  23.0805 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0055 &   0.4683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1259   1.0000            0.2707 &   0.7390 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   9.7794 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/A (NBUFFX4_LVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0002 &   0.7392 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_16764_5574/Y (NBUFFX4_LVT)
                                                     0.1174   1.0000            0.1729 &   0.9122 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_883 (net)
                               5  18.7165 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/A (NBUFFX8_LVT)
                                            0.0000   0.1174   1.0000   0.0000   0.0006 &   0.9128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_7316_5569/Y (NBUFFX8_LVT)
                                                     0.1171   1.0000            0.1668 &   1.0796 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_878 (net)
                              44  40.5299 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1172   1.0000   0.0000   0.0004 &   1.0800 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q (SDFFARX1_HVT)
                                                     0.2633   1.0000            1.2904 &   2.3704 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_39__14_ (net)
                               5   3.7662 
  I_SDRAM_TOP/I_SDRAM_IF/U3145/A4 (MUX41X1_RVT)
                                            0.0222   0.2633   1.0000   0.0154   0.0154 &   2.3858 f
  I_SDRAM_TOP/I_SDRAM_IF/U3145/Y (MUX41X1_RVT)       0.1875   1.0000            0.8142 &   3.2000 f
  I_SDRAM_TOP/I_SDRAM_IF/n2058 (net)
                               2   2.2024 
  I_SDRAM_TOP/I_SDRAM_IF/U3147/A2 (AO22X1_RVT)
                                            0.0271   0.1875   1.0000   0.0187   0.0188 &   3.2188 f
  I_SDRAM_TOP/I_SDRAM_IF/U3147/Y (AO22X1_RVT)        0.1131   1.0000            0.4219 &   3.6406 f
  I_SDRAM_TOP/I_SDRAM_IF/N2255 (net)
                               1   3.2154 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/D (SDFFARX1_HVT)
                                            0.0112   0.1131   1.0000   0.0075   0.0076 &   3.6482 f
  data arrival time                                                                        3.6482

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0807                     0.0265 &   4.1265 r
  sdram_clk (net)              2  12.1515 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0808   0.9500   0.0000   0.0015 &   4.1281 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0413   0.9500            0.1867 &   4.3148 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.7579 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0413   0.9500  -0.0000   0.0000 &   4.3148 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.0534   0.9500            0.1053 &   4.4201 r
  occ_int2/clk[1] (net)        2   2.3868 
  ZCTSBUF_15837_5626/A (NBUFFX16_LVT)       0.0000   0.0534   0.9500   0.0000   0.0000 &   4.4201 r
  ZCTSBUF_15837_5626/Y (NBUFFX16_LVT)                0.0591   0.9500            0.0947 &   4.5149 r
  ZCTSNET_311 (net)            3  22.4094 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0597   0.9500   0.0000   0.0050 &   4.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.1122   0.9500            0.2482 &   4.7681 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               4   8.1808 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/A (NBUFFX8_LVT)
                                            0.0000   0.1122   0.9500   0.0000   0.0001 &   4.7682 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_34390_5549/Y (NBUFFX8_LVT)
                                                     0.0862   0.9500            0.1348 &   4.9030 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_858 (net)
                               8  24.2436 
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18344_5541/A (NBUFFX8_LVT)
                                            0.0000   0.0864   0.9500   0.0000   0.0013 &   4.9043 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_18344_5541/Y (NBUFFX8_LVT)
                                                     0.0942   0.9500            0.1319 &   5.0361 r
  I_SDRAM_TOP/I_SDRAM_IF/ZCTSNET_850 (net)
                              36  30.3445 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0942   0.9500   0.0000   0.0001 &   5.0362 r
  clock reconvergence pessimism                                                 0.0710     5.1071
  clock uncertainty                                                            -0.1000     5.0071
  library setup time                                          1.0000           -1.3589     3.6482
  data required time                                                                       3.6482
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6482
  data arrival time                                                                       -3.6482
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                            0.0000

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0479 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0479 

  slack (with derating applied) (VIOLATED)                                     -0.0000 
  clock reconvergence pessimism (due to derating)                              -0.0338 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0141 



1
