
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

-- Running command `
                    verilog_defines -DUSE_POWER_PINS;
verilog_defines -DPDK_sky130A;
verilog_defines -D__pnr__;
verilog_defines -DSCL_sky130_fd_sc_hd;
verilog_defines -D__librelane__;
read_verilog -sv -lib /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/87a5cb6ccb0b4fa2951398eb37393545.bb.v;

                    blackbox;
                    write_verilog -noattr -noexpr -nohex -nodec -defparam -blackboxes /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/87a5cb6ccb0b4fa2951398eb37393545.bb.v;
                    ' --

1. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/87a5cb6ccb0b4fa2951398eb37393545.bb.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/87a5cb6ccb0b4fa2951398eb37393545.bb.v' to AST representation.
Generating RTLIL representation for module `\BlockRAM_1KB'.
Generating RTLIL representation for module `\eFPGA_Config'.
Generating RTLIL representation for module `\sky130_sram_1kbyte_1rw1r_32x256_8'.
Generating RTLIL representation for module `\DSP'.
Generating RTLIL representation for module `\LUT4AB'.
Generating RTLIL representation for module `\N_term_DSP'.
Generating RTLIL representation for module `\N_term_RAM_IO'.
Generating RTLIL representation for module `\N_term_single'.
Generating RTLIL representation for module `\N_term_single2'.
Generating RTLIL representation for module `\RAM_IO'.
Generating RTLIL representation for module `\RegFile'.
Generating RTLIL representation for module `\S_term_DSP'.
Generating RTLIL representation for module `\S_term_RAM_IO'.
Generating RTLIL representation for module `\S_term_single'.
Generating RTLIL representation for module `\S_term_single2'.
Generating RTLIL representation for module `\W_IO'.
Successfully finished Verilog frontend.

2. Executing Verilog backend.
Dumping module `\BlockRAM_1KB'.
Dumping module `\DSP'.
Dumping module `\LUT4AB'.
Dumping module `\N_term_DSP'.
Dumping module `\N_term_RAM_IO'.
Dumping module `\N_term_single'.
Dumping module `\N_term_single2'.
Dumping module `\RAM_IO'.
Dumping module `\RegFile'.
Dumping module `\S_term_DSP'.
Dumping module `\S_term_RAM_IO'.
Dumping module `\S_term_single'.
Dumping module `\S_term_single2'.
Dumping module `\W_IO'.
Dumping module `\eFPGA_Config'.
Dumping module `\sky130_sram_1kbyte_1rw1r_32x256_8'.

End of script. Logfile hash: a95da2dd21, CPU: user 0.03s system 0.01s, MEM: 53.02 MB peak
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_verilog (0 sec), ...
