<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: SDRAM Controller functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SDRAM Controller functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___f_m_c.html">FMC</a> &raquo; <a class="el" href="group___f_m_c___private___functions.html">FMC_Private_Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>SDRAM Controller functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaddde08b12c908eb9681641b1eeb455bb" id="r_gaddde08b12c908eb9681641b1eeb455bb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:gaddde08b12c908eb9681641b1eeb455bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC SDRAM Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:gaddde08b12c908eb9681641b1eeb455bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f4c1da761fa108136e65024516b4f9" id="r_gaa8f4c1da761fa108136e65024516b4f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *FMC_SDRAMInitStruct)</td></tr>
<tr class="memdesc:gaa8f4c1da761fa108136e65024516b4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct.  <br /></td></tr>
<tr class="separator:gaa8f4c1da761fa108136e65024516b4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10525c1aa09c3987c090475d12eacec3" id="r_ga10525c1aa09c3987c090475d12eacec3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *FMC_SDRAMInitStruct)</td></tr>
<tr class="memdesc:ga10525c1aa09c3987c090475d12eacec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_SDRAMInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga10525c1aa09c3987c090475d12eacec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6763066f38f41c43808431fe31d84bd0" id="r_ga6763066f38f41c43808431fe31d84bd0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a> *FMC_SDRAMCommandStruct)</td></tr>
<tr class="memdesc:ga6763066f38f41c43808431fe31d84bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SDRAM memory command issued when the device is accessed. <br  />
  <br /></td></tr>
<tr class="separator:ga6763066f38f41c43808431fe31d84bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8665f3d9cbf8724fb4670eb058ec088b" id="r_ga8665f3d9cbf8724fb4670eb058ec088b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a> (uint32_t SDRAM_Bank)</td></tr>
<tr class="memdesc:ga8665f3d9cbf8724fb4670eb058ec088b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the indicated FMC SDRAM bank mode status.  <br /></td></tr>
<tr class="separator:ga8665f3d9cbf8724fb4670eb058ec088b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afbfa0f4b21360afaa5072958cb32de" id="r_ga2afbfa0f4b21360afaa5072958cb32de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a> (uint32_t FMC_Count)</td></tr>
<tr class="memdesc:ga2afbfa0f4b21360afaa5072958cb32de"><td class="mdescLeft">&#160;</td><td class="mdescRight">defines the SDRAM Memory Refresh rate.  <br /></td></tr>
<tr class="separator:ga2afbfa0f4b21360afaa5072958cb32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef0eefbb2011425035486b212fdb414" id="r_ga3ef0eefbb2011425035486b212fdb414"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a> (uint32_t FMC_Number)</td></tr>
<tr class="memdesc:ga3ef0eefbb2011425035486b212fdb414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Number of consecutive SDRAM Memory auto Refresh commands.  <br /></td></tr>
<tr class="separator:ga3ef0eefbb2011425035486b212fdb414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2060ee97746dfc44c6b3e6cde2dab920" id="r_ga2060ee97746dfc44c6b3e6cde2dab920"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a> (uint32_t SDRAM_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2060ee97746dfc44c6b3e6cde2dab920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables write protection to the specified FMC SDRAM Bank.  <br /></td></tr>
<tr class="separator:ga2060ee97746dfc44c6b3e6cde2dab920"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SDRAM Controller functions. </p>
<pre class="fragment"> ===============================================================================
                     ##### SDRAM Controller functions ##### 
 ===============================================================================  
  
 [..]  The following sequence should be followed to configure the FMC to interface
       with SDRAM memory connected to the SDRAM Bank 1 or SDRAM bank 2:
 
  (#) Enable the clock for the FMC and associated GPIOs using the following functions:
      (++) RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
      (++) RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);

  (#) FMC pins configuration 
      (++) Connect the involved FMC pins to AF12 using the following function 
           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
      (++) Configure these FMC pins in alternate function mode by calling the function
           GPIO_Init();    
       
  (#) Declare a FMC_SDRAMInitTypeDef structure, for example:
       FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
      and fill the FMC_SDRAMInitStructure variable with the allowed values of
      the structure member.  
      
  (#) Initialize the SDRAM Controller by calling the function
          FMC_SDRAMInit(&amp;FMC_SDRAMInitStructure);
          
  (#) Declare a FMC_SDRAMCommandTypeDef structure, for example:
        FMC_SDRAMCommandTypeDef  FMC_SDRAMCommandStructure;
      and fill the FMC_SDRAMCommandStructure variable with the allowed values of
      the structure member.        

  (#) Configure the SDCMR register with the desired command parameters by calling 
      the function FMC_SDRAMCmdConfig(&amp;FMC_SDRAMCommandStructure);  

  (#) At this stage, the SDRAM memory is ready for any valid command.</pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga8665f3d9cbf8724fb4670eb058ec088b" name="ga8665f3d9cbf8724fb4670eb058ec088b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8665f3d9cbf8724fb4670eb058ec088b">&#9670;&#160;</a></span>FMC_GetModeStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_GetModeStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>SDRAM_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the indicated FMC SDRAM bank mode status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SDRAM_Bank</td><td>Defines the FMC SDRAM bank. This parameter can be FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>FMC SDRAM bank mode status <br  />
 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01102">1102</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>.</p>

</div>
</div>
<a id="ga6763066f38f41c43808431fe31d84bd0" name="ga6763066f38f41c43808431fe31d84bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6763066f38f41c43808431fe31d84bd0">&#9670;&#160;</a></span>FMC_SDRAMCmdConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMCmdConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMCommandStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SDRAM memory command issued when the device is accessed. <br  />
 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMCommandStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html" title="Command parameters for FMC SDRAM Banks.">FMC_SDRAMCommandTypeDef</a> structure which will be configured. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01076">1076</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00286">FMC_SDRAMCommandTypeDef::FMC_AutoRefreshNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00280">FMC_SDRAMCommandTypeDef::FMC_CommandMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00283">FMC_SDRAMCommandTypeDef::FMC_CommandTarget</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00290">FMC_SDRAMCommandTypeDef::FMC_ModeRegisterDefinition</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00979">IS_FMC_AUTOREFRESH_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00949">IS_FMC_COMMAND_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00968">IS_FMC_COMMAND_TARGET</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00988">IS_FMC_MODE_REGISTER</a>.</p>

</div>
</div>
<a id="gaddde08b12c908eb9681641b1eeb455bb" name="gaddde08b12c908eb9681641b1eeb455bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddde08b12c908eb9681641b1eeb455bb">&#9670;&#160;</a></span>FMC_SDRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC SDRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00899">899</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>.</p>

</div>
</div>
<a id="gaa8f4c1da761fa108136e65024516b4f9" name="gaa8f4c1da761fa108136e65024516b4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8f4c1da761fa108136e65024516b4f9">&#9670;&#160;</a></span>FMC_SDRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html" title="FMC SDRAM Init structure definition.">FMC_SDRAMInitTypeDef</a> structure that contains the configuration information for the FMC SDRAM specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00919">919</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00300">FMC_SDRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00315">FMC_SDRAMInitTypeDef::FMC_CASLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00303">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00247">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00312">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00243">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00267">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00325">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00329">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00306">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00255">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00263">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00321">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00309">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00332">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00251">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00318">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00260">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00816">IS_FMC_CAS_LATENCY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00756">IS_FMC_COLUMNBITS_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00892">IS_FMC_EXITSELFREFRESH_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00801">IS_FMC_INTERNALBANK_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00884">IS_FMC_LOADTOACTIVE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00932">IS_FMC_RCD_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00859">IS_FMC_READ_BURST</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00873">IS_FMC_READPIPE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00772">IS_FMC_ROWBITS_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00908">IS_FMC_ROWCYCLE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00924">IS_FMC_RP_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00845">IS_FMC_SDCLOCK_PERIOD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00787">IS_FMC_SDMEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00900">IS_FMC_SELFREFRESH_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00830">IS_FMC_WRITE_PROTECTION</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00916">IS_FMC_WRITE_RECOVERY_TIME</a>.</p>

</div>
</div>
<a id="ga10525c1aa09c3987c090475d12eacec3" name="ga10525c1aa09c3987c090475d12eacec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10525c1aa09c3987c090475d12eacec3">&#9670;&#160;</a></span>FMC_SDRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_SDRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html" title="FMC SDRAM Init structure definition.">FMC_SDRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01046">1046</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00300">FMC_SDRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00812">FMC_CAS_Latency_1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00315">FMC_SDRAMInitTypeDef::FMC_CASLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00751">FMC_ColumnBits_Number_8b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00303">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00247">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00799">FMC_InternalBank_Number_4</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00312">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00243">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00267">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00856">FMC_Read_Burst_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00325">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00869">FMC_ReadPipe_Delay_0</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00329">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00768">FMC_RowBits_Number_11b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00306">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00255">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00263">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00841">FMC_SDClock_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00321">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00784">FMC_SDMemory_Width_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00309">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00332">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00251">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00828">FMC_Write_Protection_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00318">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00260">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a>.</p>

</div>
</div>
<a id="ga2060ee97746dfc44c6b3e6cde2dab920" name="ga2060ee97746dfc44c6b3e6cde2dab920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2060ee97746dfc44c6b3e6cde2dab920">&#9670;&#160;</a></span>FMC_SDRAMWriteProtectionConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMWriteProtectionConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>SDRAM_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables write protection to the specified FMC SDRAM Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SDRAM_Bank</td><td>Defines the FMC SDRAM bank. This parameter can be FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. <br  />
 </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the write protection flag. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01158">1158</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00828">FMC_Write_Protection_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00064">SDCR_WriteProtection_RESET</a>.</p>

</div>
</div>
<a id="ga3ef0eefbb2011425035486b212fdb414" name="ga3ef0eefbb2011425035486b212fdb414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef0eefbb2011425035486b212fdb414">&#9670;&#160;</a></span>FMC_SetAutoRefresh_Number()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SetAutoRefresh_Number </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Number</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the Number of consecutive SDRAM Memory auto Refresh commands. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Number</td><td>specifies the auto Refresh number. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01142">1142</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00979">IS_FMC_AUTOREFRESH_NUMBER</a>.</p>

</div>
</div>
<a id="ga2afbfa0f4b21360afaa5072958cb32de" name="ga2afbfa0f4b21360afaa5072958cb32de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2afbfa0f4b21360afaa5072958cb32de">&#9670;&#160;</a></span>FMC_SetRefreshCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SetRefreshCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Count</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>defines the SDRAM Memory Refresh rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Count</td><td>specifies the Refresh timer count. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01128">1128</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l01072">IS_FMC_REFRESH_COUNT</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
