{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675278464338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675278464339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 20:07:44 2023 " "Processing started: Wed Feb 01 20:07:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675278464339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675278464339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off md5-cracker -c md5-cracker " "Command: quartus_map --read_settings_files=on --write_settings_files=off md5-cracker -c md5-cracker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675278464339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675278464696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common/rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465101 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart2wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART2WBM-RTL " "Found design unit 1: UART2WBM-RTL" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465103 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART2WBM " "Found entity 1: UART2WBM" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart-for-fpga/rtl/uart.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465106 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart-for-fpga/rtl/uart.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465108 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465111 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_parity.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465114 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "uart-for-fpga/rtl/comp/uart_parity.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465116 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "uart-for-fpga/rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465118 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "uart-for-fpga/rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5_pipelined/md5core.v 1 1 " "Found 1 design units, including 1 entities, in source file md5_pipelined/md5core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5Core " "Found entity 1: Md5Core" {  } { { "md5_pipelined/Md5Core.v" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_pipelined/Md5Core.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart2wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_uart2wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART2WB-RTL " "Found design unit 1: TOP_UART2WB-RTL" {  } { { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465128 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART2WB " "Found entity 1: TOP_UART2WB" {  } { { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675278465128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675278465128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart2wb " "Elaborating entity \"top_uart2wb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675278465177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_SYNC RST_SYNC:rst_sync_i " "Elaborating entity \"RST_SYNC\" for hierarchy \"RST_SYNC:rst_sync_i\"" {  } { { "top_uart2wb.vhd" "rst_sync_i" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2WBM UART2WBM:uart2wbm_i " "Elaborating entity \"UART2WBM\" for hierarchy \"UART2WBM:uart2wbm_i\"" {  } { { "top_uart2wb.vhd" "uart2wbm_i" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART2WBM:uart2wbm_i\|UART:uart_i " "Elaborating entity \"UART\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\"" {  } { { "uart2wbm.vhd" "uart_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART2WBM:uart2wbm_i\|UART:uart_i\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "uart-for-fpga/rtl/uart.vhd" "os_clk_divider_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART2WBM:uart2wbm_i\|UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "uart-for-fpga/rtl/uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i\"" {  } { { "uart-for-fpga/rtl/uart.vhd" "uart_rx_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\"" {  } { { "uart-for-fpga/rtl/uart.vhd" "uart_tx_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675278465227 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 27 -1 0 } } { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675278465621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675278465621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675278465899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675278465899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675278465956 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675278465956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675278465956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675278465956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675278465976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 20:07:45 2023 " "Processing ended: Wed Feb 01 20:07:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675278465976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675278465976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675278465976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675278465976 ""}
