{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550015332980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550015332984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 16:48:52 2019 " "Processing started: Tue Feb 12 16:48:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550015332984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015332984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_9-2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_9-2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015332984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550015333286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550015333286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341471 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341473 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341474 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550015341474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550015341495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 top.vhd(9) " "VHDL Signal Declaration warning at top.vhd(9): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 top.vhd(10) " "VHDL Signal Declaration warning at top.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 top.vhd(11) " "VHDL Signal Declaration warning at top.vhd(11): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 top.vhd(12) " "VHDL Signal Declaration warning at top.vhd(12): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 top.vhd(13) " "VHDL Signal Declaration warning at top.vhd(13): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 top.vhd(14) " "VHDL Signal Declaration warning at top.vhd(14): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550015341496 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state top.vhd(82) " "VHDL Process Statement warning at top.vhd(82): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550015341498 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR top.vhd(131) " "VHDL Process Statement warning at top.vhd(131): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550015341499 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GPIO_1 top.vhd(131) " "VHDL Process Statement warning at top.vhd(131): inferring latch(es) for signal or variable \"GPIO_1\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550015341499 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[0\] top.vhd(131) " "Inferred latch for \"GPIO_1\[0\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341500 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[1\] top.vhd(131) " "Inferred latch for \"GPIO_1\[1\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341500 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[2\] top.vhd(131) " "Inferred latch for \"GPIO_1\[2\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341500 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[3\] top.vhd(131) " "Inferred latch for \"GPIO_1\[3\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341500 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[4\] top.vhd(131) " "Inferred latch for \"GPIO_1\[4\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341500 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[5\] top.vhd(131) " "Inferred latch for \"GPIO_1\[5\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[6\] top.vhd(131) " "Inferred latch for \"GPIO_1\[6\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[7\] top.vhd(131) " "Inferred latch for \"GPIO_1\[7\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[8\] top.vhd(131) " "Inferred latch for \"GPIO_1\[8\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO_1\[9\] top.vhd(131) " "Inferred latch for \"GPIO_1\[9\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] top.vhd(131) " "Inferred latch for \"LEDR\[0\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] top.vhd(131) " "Inferred latch for \"LEDR\[1\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] top.vhd(131) " "Inferred latch for \"LEDR\[2\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] top.vhd(131) " "Inferred latch for \"LEDR\[3\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] top.vhd(131) " "Inferred latch for \"LEDR\[4\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] top.vhd(131) " "Inferred latch for \"LEDR\[5\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] top.vhd(131) " "Inferred latch for \"LEDR\[6\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] top.vhd(131) " "Inferred latch for \"LEDR\[7\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] top.vhd(131) " "Inferred latch for \"LEDR\[8\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] top.vhd(131) " "Inferred latch for \"LEDR\[9\]\" at top.vhd(131)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341501 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 top.vhd(82) " "Inferred latch for \"next_state.S9\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 top.vhd(82) " "Inferred latch for \"next_state.S8\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 top.vhd(82) " "Inferred latch for \"next_state.S7\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 top.vhd(82) " "Inferred latch for \"next_state.S6\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 top.vhd(82) " "Inferred latch for \"next_state.S5\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 top.vhd(82) " "Inferred latch for \"next_state.S4\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 top.vhd(82) " "Inferred latch for \"next_state.S3\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 top.vhd(82) " "Inferred latch for \"next_state.S2\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 top.vhd(82) " "Inferred latch for \"next_state.S1\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0 top.vhd(82) " "Inferred latch for \"next_state.S0\" at top.vhd(82)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015341502 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:D0 " "Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:D0\"" {  } { { "top.vhd" "D0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550015341511 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 0 " "Ignored assignment(s) for \"SW\[0\]\" because \"SW\" is not a bus or array" {  } { { "top.vhd" "SW" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1550015341856 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 1 " "Ignored assignment(s) for \"SW\[1\]\" because \"SW\" is not a bus or array" {  } { { "top.vhd" "SW" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1550015341856 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 2 " "Ignored assignment(s) for \"SW\[2\]\" because \"SW\" is not a bus or array" {  } { { "top.vhd" "SW" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1550015341856 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 3 " "Ignored assignment(s) for \"SW\[3\]\" because \"SW\" is not a bus or array" {  } { { "top.vhd" "SW" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1550015341856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550015341922 "|top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550015341922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550015341986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550015342208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550015342208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550015342234 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550015342234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550015342234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550015342234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550015342244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 16:49:02 2019 " "Processing ended: Tue Feb 12 16:49:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550015342244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550015342244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550015342244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550015342244 ""}
