Protel Design System Design Rule Check
PCB File : D:\Proffesional\Learning\Motor Driver\Design Files\Smart_Drive\DriveBoard.PcbDoc
Date     : 6/20/2025
Time     : 9:52:19 PM

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VL-'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VR+'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VR-'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VL+'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('Vin_L'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('Vin_R'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VA'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=15mm) (Preferred=10.16mm) (InNet('VB'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,19.29mm) from Top Layer to Bottom Layer And Via (12.087mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,19.29mm) from Top Layer to Bottom Layer And Via (12.468mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,19.671mm) from Top Layer to Bottom Layer And Via (12.087mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,19.671mm) from Top Layer to Bottom Layer And Via (12.468mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.052mm) from Top Layer to Bottom Layer And Via (12.087mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.052mm) from Top Layer to Bottom Layer And Via (12.468mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.433mm) from Top Layer to Bottom Layer And Via (12.087mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.433mm) from Top Layer to Bottom Layer And Via (12.468mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.814mm) from Top Layer to Bottom Layer And Via (12.087mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,20.814mm) from Top Layer to Bottom Layer And Via (12.468mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,21.195mm) from Top Layer to Bottom Layer And Via (12.087mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,21.195mm) from Top Layer to Bottom Layer And Via (12.468mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,21.576mm) from Top Layer to Bottom Layer And Via (12.468mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,63.359mm) from Top Layer to Bottom Layer And Via (12.087mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,63.359mm) from Top Layer to Bottom Layer And Via (12.468mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,63.74mm) from Top Layer to Bottom Layer And Via (12.087mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,63.74mm) from Top Layer to Bottom Layer And Via (12.468mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.121mm) from Top Layer to Bottom Layer And Via (12.087mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.121mm) from Top Layer to Bottom Layer And Via (12.468mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.502mm) from Top Layer to Bottom Layer And Via (12.087mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.502mm) from Top Layer to Bottom Layer And Via (12.468mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.883mm) from Top Layer to Bottom Layer And Via (12.087mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,64.883mm) from Top Layer to Bottom Layer And Via (12.468mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,65.264mm) from Top Layer to Bottom Layer And Via (12.087mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,65.264mm) from Top Layer to Bottom Layer And Via (12.468mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.087mm,65.645mm) from Top Layer to Bottom Layer And Via (12.468mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,19.29mm) from Top Layer to Bottom Layer And Via (12.468mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,19.29mm) from Top Layer to Bottom Layer And Via (12.849mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,19.671mm) from Top Layer to Bottom Layer And Via (12.468mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,19.671mm) from Top Layer to Bottom Layer And Via (12.849mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.052mm) from Top Layer to Bottom Layer And Via (12.468mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.052mm) from Top Layer to Bottom Layer And Via (12.849mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.433mm) from Top Layer to Bottom Layer And Via (12.468mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.433mm) from Top Layer to Bottom Layer And Via (12.849mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.814mm) from Top Layer to Bottom Layer And Via (12.468mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,20.814mm) from Top Layer to Bottom Layer And Via (12.849mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,21.195mm) from Top Layer to Bottom Layer And Via (12.468mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,21.195mm) from Top Layer to Bottom Layer And Via (12.849mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,21.576mm) from Top Layer to Bottom Layer And Via (12.849mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,63.359mm) from Top Layer to Bottom Layer And Via (12.468mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,63.359mm) from Top Layer to Bottom Layer And Via (12.849mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,63.74mm) from Top Layer to Bottom Layer And Via (12.468mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,63.74mm) from Top Layer to Bottom Layer And Via (12.849mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.121mm) from Top Layer to Bottom Layer And Via (12.468mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.121mm) from Top Layer to Bottom Layer And Via (12.849mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.502mm) from Top Layer to Bottom Layer And Via (12.468mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.502mm) from Top Layer to Bottom Layer And Via (12.849mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.883mm) from Top Layer to Bottom Layer And Via (12.468mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,64.883mm) from Top Layer to Bottom Layer And Via (12.849mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,65.264mm) from Top Layer to Bottom Layer And Via (12.468mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,65.264mm) from Top Layer to Bottom Layer And Via (12.849mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.468mm,65.645mm) from Top Layer to Bottom Layer And Via (12.849mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,19.29mm) from Top Layer to Bottom Layer And Via (12.849mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,19.29mm) from Top Layer to Bottom Layer And Via (13.23mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,19.671mm) from Top Layer to Bottom Layer And Via (12.849mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,19.671mm) from Top Layer to Bottom Layer And Via (13.23mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.052mm) from Top Layer to Bottom Layer And Via (12.849mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.052mm) from Top Layer to Bottom Layer And Via (13.23mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.433mm) from Top Layer to Bottom Layer And Via (12.849mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.433mm) from Top Layer to Bottom Layer And Via (13.23mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.814mm) from Top Layer to Bottom Layer And Via (12.849mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,20.814mm) from Top Layer to Bottom Layer And Via (13.23mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,21.195mm) from Top Layer to Bottom Layer And Via (12.849mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,21.195mm) from Top Layer to Bottom Layer And Via (13.23mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,21.576mm) from Top Layer to Bottom Layer And Via (13.23mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,63.359mm) from Top Layer to Bottom Layer And Via (12.849mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,63.359mm) from Top Layer to Bottom Layer And Via (13.23mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,63.74mm) from Top Layer to Bottom Layer And Via (12.849mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,63.74mm) from Top Layer to Bottom Layer And Via (13.23mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.121mm) from Top Layer to Bottom Layer And Via (12.849mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.121mm) from Top Layer to Bottom Layer And Via (13.23mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.502mm) from Top Layer to Bottom Layer And Via (12.849mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.502mm) from Top Layer to Bottom Layer And Via (13.23mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.883mm) from Top Layer to Bottom Layer And Via (12.849mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,64.883mm) from Top Layer to Bottom Layer And Via (13.23mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,65.264mm) from Top Layer to Bottom Layer And Via (12.849mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,65.264mm) from Top Layer to Bottom Layer And Via (13.23mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (12.849mm,65.645mm) from Top Layer to Bottom Layer And Via (13.23mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,19.29mm) from Top Layer to Bottom Layer And Via (13.23mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,19.29mm) from Top Layer to Bottom Layer And Via (13.611mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,19.671mm) from Top Layer to Bottom Layer And Via (13.23mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,19.671mm) from Top Layer to Bottom Layer And Via (13.611mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.052mm) from Top Layer to Bottom Layer And Via (13.23mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.052mm) from Top Layer to Bottom Layer And Via (13.611mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.433mm) from Top Layer to Bottom Layer And Via (13.23mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.433mm) from Top Layer to Bottom Layer And Via (13.611mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.814mm) from Top Layer to Bottom Layer And Via (13.23mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,20.814mm) from Top Layer to Bottom Layer And Via (13.611mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,21.195mm) from Top Layer to Bottom Layer And Via (13.23mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,21.195mm) from Top Layer to Bottom Layer And Via (13.611mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,21.576mm) from Top Layer to Bottom Layer And Via (13.611mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,63.359mm) from Top Layer to Bottom Layer And Via (13.23mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,63.359mm) from Top Layer to Bottom Layer And Via (13.611mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,63.74mm) from Top Layer to Bottom Layer And Via (13.23mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,63.74mm) from Top Layer to Bottom Layer And Via (13.611mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.121mm) from Top Layer to Bottom Layer And Via (13.23mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.121mm) from Top Layer to Bottom Layer And Via (13.611mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.502mm) from Top Layer to Bottom Layer And Via (13.23mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.502mm) from Top Layer to Bottom Layer And Via (13.611mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.883mm) from Top Layer to Bottom Layer And Via (13.23mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,64.883mm) from Top Layer to Bottom Layer And Via (13.611mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,65.264mm) from Top Layer to Bottom Layer And Via (13.23mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,65.264mm) from Top Layer to Bottom Layer And Via (13.611mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.23mm,65.645mm) from Top Layer to Bottom Layer And Via (13.611mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,19.29mm) from Top Layer to Bottom Layer And Via (13.611mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,19.29mm) from Top Layer to Bottom Layer And Via (13.992mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,19.671mm) from Top Layer to Bottom Layer And Via (13.611mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,19.671mm) from Top Layer to Bottom Layer And Via (13.992mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.052mm) from Top Layer to Bottom Layer And Via (13.611mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.052mm) from Top Layer to Bottom Layer And Via (13.992mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.433mm) from Top Layer to Bottom Layer And Via (13.611mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.433mm) from Top Layer to Bottom Layer And Via (13.992mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.814mm) from Top Layer to Bottom Layer And Via (13.611mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,20.814mm) from Top Layer to Bottom Layer And Via (13.992mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,21.195mm) from Top Layer to Bottom Layer And Via (13.611mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,21.195mm) from Top Layer to Bottom Layer And Via (13.992mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,21.576mm) from Top Layer to Bottom Layer And Via (13.992mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,63.359mm) from Top Layer to Bottom Layer And Via (13.611mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,63.359mm) from Top Layer to Bottom Layer And Via (13.992mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,63.74mm) from Top Layer to Bottom Layer And Via (13.611mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,63.74mm) from Top Layer to Bottom Layer And Via (13.992mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.121mm) from Top Layer to Bottom Layer And Via (13.611mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.121mm) from Top Layer to Bottom Layer And Via (13.992mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.502mm) from Top Layer to Bottom Layer And Via (13.611mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.502mm) from Top Layer to Bottom Layer And Via (13.992mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.883mm) from Top Layer to Bottom Layer And Via (13.611mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,64.883mm) from Top Layer to Bottom Layer And Via (13.992mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,65.264mm) from Top Layer to Bottom Layer And Via (13.611mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,65.264mm) from Top Layer to Bottom Layer And Via (13.992mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.611mm,65.645mm) from Top Layer to Bottom Layer And Via (13.992mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,19.29mm) from Top Layer to Bottom Layer And Via (13.992mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,19.29mm) from Top Layer to Bottom Layer And Via (14.373mm,19.29mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,19.671mm) from Top Layer to Bottom Layer And Via (13.992mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,19.671mm) from Top Layer to Bottom Layer And Via (14.373mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.052mm) from Top Layer to Bottom Layer And Via (13.992mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.052mm) from Top Layer to Bottom Layer And Via (14.373mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.433mm) from Top Layer to Bottom Layer And Via (13.992mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.433mm) from Top Layer to Bottom Layer And Via (14.373mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.814mm) from Top Layer to Bottom Layer And Via (13.992mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,20.814mm) from Top Layer to Bottom Layer And Via (14.373mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,21.195mm) from Top Layer to Bottom Layer And Via (13.992mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,21.195mm) from Top Layer to Bottom Layer And Via (14.373mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,21.576mm) from Top Layer to Bottom Layer And Via (14.373mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,63.359mm) from Top Layer to Bottom Layer And Via (13.992mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,63.359mm) from Top Layer to Bottom Layer And Via (14.373mm,63.359mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,63.74mm) from Top Layer to Bottom Layer And Via (13.992mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,63.74mm) from Top Layer to Bottom Layer And Via (14.373mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.121mm) from Top Layer to Bottom Layer And Via (13.992mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.121mm) from Top Layer to Bottom Layer And Via (14.373mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.502mm) from Top Layer to Bottom Layer And Via (13.992mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.502mm) from Top Layer to Bottom Layer And Via (14.373mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.883mm) from Top Layer to Bottom Layer And Via (13.992mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,64.883mm) from Top Layer to Bottom Layer And Via (14.373mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,65.264mm) from Top Layer to Bottom Layer And Via (13.992mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,65.264mm) from Top Layer to Bottom Layer And Via (14.373mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (13.992mm,65.645mm) from Top Layer to Bottom Layer And Via (14.373mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,19.29mm) from Top Layer to Bottom Layer And Via (14.373mm,19.671mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,19.671mm) from Top Layer to Bottom Layer And Via (14.373mm,20.052mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,20.052mm) from Top Layer to Bottom Layer And Via (14.373mm,20.433mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,20.433mm) from Top Layer to Bottom Layer And Via (14.373mm,20.814mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,20.814mm) from Top Layer to Bottom Layer And Via (14.373mm,21.195mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,21.195mm) from Top Layer to Bottom Layer And Via (14.373mm,21.576mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,63.359mm) from Top Layer to Bottom Layer And Via (14.373mm,63.74mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,63.74mm) from Top Layer to Bottom Layer And Via (14.373mm,64.121mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,64.121mm) from Top Layer to Bottom Layer And Via (14.373mm,64.502mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,64.502mm) from Top Layer to Bottom Layer And Via (14.373mm,64.883mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,64.883mm) from Top Layer to Bottom Layer And Via (14.373mm,65.264mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (14.373mm,65.264mm) from Top Layer to Bottom Layer And Via (14.373mm,65.645mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,36.689mm) from Top Layer to Bottom Layer And Via (28.978mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,36.689mm) from Top Layer to Bottom Layer And Via (29.359mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.07mm) from Top Layer to Bottom Layer And Via (28.978mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.07mm) from Top Layer to Bottom Layer And Via (29.359mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.451mm) from Top Layer to Bottom Layer And Via (28.978mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.451mm) from Top Layer to Bottom Layer And Via (29.359mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.832mm) from Top Layer to Bottom Layer And Via (28.978mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,37.832mm) from Top Layer to Bottom Layer And Via (29.359mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,38.213mm) from Top Layer to Bottom Layer And Via (28.978mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,38.213mm) from Top Layer to Bottom Layer And Via (29.359mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,38.594mm) from Top Layer to Bottom Layer And Via (28.978mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,38.594mm) from Top Layer to Bottom Layer And Via (29.359mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,38.975mm) from Top Layer to Bottom Layer And Via (29.359mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,80.758mm) from Top Layer to Bottom Layer And Via (28.978mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,80.758mm) from Top Layer to Bottom Layer And Via (29.359mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.139mm) from Top Layer to Bottom Layer And Via (28.978mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.139mm) from Top Layer to Bottom Layer And Via (29.359mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.52mm) from Top Layer to Bottom Layer And Via (28.978mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.52mm) from Top Layer to Bottom Layer And Via (29.359mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.901mm) from Top Layer to Bottom Layer And Via (28.978mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,81.901mm) from Top Layer to Bottom Layer And Via (29.359mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,82.282mm) from Top Layer to Bottom Layer And Via (28.978mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,82.282mm) from Top Layer to Bottom Layer And Via (29.359mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,82.663mm) from Top Layer to Bottom Layer And Via (28.978mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,82.663mm) from Top Layer to Bottom Layer And Via (29.359mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (28.978mm,83.044mm) from Top Layer to Bottom Layer And Via (29.359mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,36.689mm) from Top Layer to Bottom Layer And Via (29.359mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,36.689mm) from Top Layer to Bottom Layer And Via (29.74mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.07mm) from Top Layer to Bottom Layer And Via (29.359mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.07mm) from Top Layer to Bottom Layer And Via (29.74mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.451mm) from Top Layer to Bottom Layer And Via (29.359mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.451mm) from Top Layer to Bottom Layer And Via (29.74mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.832mm) from Top Layer to Bottom Layer And Via (29.359mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,37.832mm) from Top Layer to Bottom Layer And Via (29.74mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,38.213mm) from Top Layer to Bottom Layer And Via (29.359mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,38.213mm) from Top Layer to Bottom Layer And Via (29.74mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,38.594mm) from Top Layer to Bottom Layer And Via (29.359mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,38.594mm) from Top Layer to Bottom Layer And Via (29.74mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,38.975mm) from Top Layer to Bottom Layer And Via (29.74mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,80.758mm) from Top Layer to Bottom Layer And Via (29.359mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,80.758mm) from Top Layer to Bottom Layer And Via (29.74mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.139mm) from Top Layer to Bottom Layer And Via (29.359mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.139mm) from Top Layer to Bottom Layer And Via (29.74mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.52mm) from Top Layer to Bottom Layer And Via (29.359mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.52mm) from Top Layer to Bottom Layer And Via (29.74mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.901mm) from Top Layer to Bottom Layer And Via (29.359mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,81.901mm) from Top Layer to Bottom Layer And Via (29.74mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,82.282mm) from Top Layer to Bottom Layer And Via (29.359mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,82.282mm) from Top Layer to Bottom Layer And Via (29.74mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,82.663mm) from Top Layer to Bottom Layer And Via (29.359mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,82.663mm) from Top Layer to Bottom Layer And Via (29.74mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.359mm,83.044mm) from Top Layer to Bottom Layer And Via (29.74mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,36.689mm) from Top Layer to Bottom Layer And Via (29.74mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,36.689mm) from Top Layer to Bottom Layer And Via (30.121mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,36.689mm) from Top Layer to Bottom Layer And Via (30.121mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.07mm) from Top Layer to Bottom Layer And Via (29.74mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.07mm) from Top Layer to Bottom Layer And Via (30.121mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.451mm) from Top Layer to Bottom Layer And Via (29.74mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.451mm) from Top Layer to Bottom Layer And Via (30.121mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.832mm) from Top Layer to Bottom Layer And Via (29.74mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,37.832mm) from Top Layer to Bottom Layer And Via (30.121mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,38.213mm) from Top Layer to Bottom Layer And Via (29.74mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,38.213mm) from Top Layer to Bottom Layer And Via (30.121mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,38.594mm) from Top Layer to Bottom Layer And Via (29.74mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,38.594mm) from Top Layer to Bottom Layer And Via (30.121mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,38.975mm) from Top Layer to Bottom Layer And Via (30.121mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,80.758mm) from Top Layer to Bottom Layer And Via (29.74mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,80.758mm) from Top Layer to Bottom Layer And Via (30.121mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.139mm) from Top Layer to Bottom Layer And Via (29.74mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.139mm) from Top Layer to Bottom Layer And Via (30.121mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.52mm) from Top Layer to Bottom Layer And Via (29.74mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.52mm) from Top Layer to Bottom Layer And Via (30.121mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.901mm) from Top Layer to Bottom Layer And Via (29.74mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,81.901mm) from Top Layer to Bottom Layer And Via (30.121mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,82.282mm) from Top Layer to Bottom Layer And Via (29.74mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,82.282mm) from Top Layer to Bottom Layer And Via (30.121mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,82.663mm) from Top Layer to Bottom Layer And Via (29.74mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,82.663mm) from Top Layer to Bottom Layer And Via (30.121mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (29.74mm,83.044mm) from Top Layer to Bottom Layer And Via (30.121mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (30.121mm,36.689mm) from Top Layer to Bottom Layer And Via (30.121mm,36.689mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,36.689mm) from Top Layer to Bottom Layer And Via (30.121mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,36.689mm) from Top Layer to Bottom Layer And Via (30.121mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,36.689mm) from Top Layer to Bottom Layer And Via (30.502mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,36.689mm) from Top Layer to Bottom Layer And Via (30.502mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.07mm) from Top Layer to Bottom Layer And Via (30.121mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.07mm) from Top Layer to Bottom Layer And Via (30.502mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.451mm) from Top Layer to Bottom Layer And Via (30.121mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.451mm) from Top Layer to Bottom Layer And Via (30.502mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.832mm) from Top Layer to Bottom Layer And Via (30.121mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,37.832mm) from Top Layer to Bottom Layer And Via (30.502mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,38.213mm) from Top Layer to Bottom Layer And Via (30.121mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,38.213mm) from Top Layer to Bottom Layer And Via (30.502mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,38.594mm) from Top Layer to Bottom Layer And Via (30.121mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,38.594mm) from Top Layer to Bottom Layer And Via (30.502mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,38.975mm) from Top Layer to Bottom Layer And Via (30.502mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,80.758mm) from Top Layer to Bottom Layer And Via (30.121mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,80.758mm) from Top Layer to Bottom Layer And Via (30.502mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.139mm) from Top Layer to Bottom Layer And Via (30.121mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.139mm) from Top Layer to Bottom Layer And Via (30.502mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.52mm) from Top Layer to Bottom Layer And Via (30.121mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.52mm) from Top Layer to Bottom Layer And Via (30.502mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.901mm) from Top Layer to Bottom Layer And Via (30.121mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,81.901mm) from Top Layer to Bottom Layer And Via (30.502mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,82.282mm) from Top Layer to Bottom Layer And Via (30.121mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,82.282mm) from Top Layer to Bottom Layer And Via (30.502mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,82.663mm) from Top Layer to Bottom Layer And Via (30.121mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,82.663mm) from Top Layer to Bottom Layer And Via (30.502mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.121mm,83.044mm) from Top Layer to Bottom Layer And Via (30.502mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,36.689mm) from Top Layer to Bottom Layer And Via (30.502mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,36.689mm) from Top Layer to Bottom Layer And Via (30.883mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.07mm) from Top Layer to Bottom Layer And Via (30.502mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.07mm) from Top Layer to Bottom Layer And Via (30.883mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.451mm) from Top Layer to Bottom Layer And Via (30.502mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.451mm) from Top Layer to Bottom Layer And Via (30.883mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.832mm) from Top Layer to Bottom Layer And Via (30.502mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,37.832mm) from Top Layer to Bottom Layer And Via (30.883mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,38.213mm) from Top Layer to Bottom Layer And Via (30.502mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,38.213mm) from Top Layer to Bottom Layer And Via (30.883mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,38.594mm) from Top Layer to Bottom Layer And Via (30.502mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,38.594mm) from Top Layer to Bottom Layer And Via (30.883mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,38.975mm) from Top Layer to Bottom Layer And Via (30.883mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,80.758mm) from Top Layer to Bottom Layer And Via (30.502mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,80.758mm) from Top Layer to Bottom Layer And Via (30.883mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.139mm) from Top Layer to Bottom Layer And Via (30.502mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.139mm) from Top Layer to Bottom Layer And Via (30.883mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.52mm) from Top Layer to Bottom Layer And Via (30.502mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.52mm) from Top Layer to Bottom Layer And Via (30.883mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.901mm) from Top Layer to Bottom Layer And Via (30.502mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,81.901mm) from Top Layer to Bottom Layer And Via (30.883mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,82.282mm) from Top Layer to Bottom Layer And Via (30.502mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,82.282mm) from Top Layer to Bottom Layer And Via (30.883mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,82.663mm) from Top Layer to Bottom Layer And Via (30.502mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,82.663mm) from Top Layer to Bottom Layer And Via (30.883mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.502mm,83.044mm) from Top Layer to Bottom Layer And Via (30.883mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,36.689mm) from Top Layer to Bottom Layer And Via (30.883mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,36.689mm) from Top Layer to Bottom Layer And Via (31.264mm,36.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.07mm) from Top Layer to Bottom Layer And Via (30.883mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.07mm) from Top Layer to Bottom Layer And Via (31.264mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.451mm) from Top Layer to Bottom Layer And Via (30.883mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.451mm) from Top Layer to Bottom Layer And Via (31.264mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.832mm) from Top Layer to Bottom Layer And Via (30.883mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,37.832mm) from Top Layer to Bottom Layer And Via (31.264mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,38.213mm) from Top Layer to Bottom Layer And Via (30.883mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,38.213mm) from Top Layer to Bottom Layer And Via (31.264mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,38.594mm) from Top Layer to Bottom Layer And Via (30.883mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,38.594mm) from Top Layer to Bottom Layer And Via (31.264mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,38.975mm) from Top Layer to Bottom Layer And Via (31.264mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,80.758mm) from Top Layer to Bottom Layer And Via (30.883mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,80.758mm) from Top Layer to Bottom Layer And Via (31.264mm,80.758mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.139mm) from Top Layer to Bottom Layer And Via (30.883mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.139mm) from Top Layer to Bottom Layer And Via (31.264mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.52mm) from Top Layer to Bottom Layer And Via (30.883mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.52mm) from Top Layer to Bottom Layer And Via (31.264mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.901mm) from Top Layer to Bottom Layer And Via (30.883mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,81.901mm) from Top Layer to Bottom Layer And Via (31.264mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,82.282mm) from Top Layer to Bottom Layer And Via (30.883mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,82.282mm) from Top Layer to Bottom Layer And Via (31.264mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,82.663mm) from Top Layer to Bottom Layer And Via (30.883mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,82.663mm) from Top Layer to Bottom Layer And Via (31.264mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (30.883mm,83.044mm) from Top Layer to Bottom Layer And Via (31.264mm,83.044mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,36.689mm) from Top Layer to Bottom Layer And Via (31.264mm,37.07mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,37.07mm) from Top Layer to Bottom Layer And Via (31.264mm,37.451mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,37.451mm) from Top Layer to Bottom Layer And Via (31.264mm,37.832mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,37.832mm) from Top Layer to Bottom Layer And Via (31.264mm,38.213mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,38.213mm) from Top Layer to Bottom Layer And Via (31.264mm,38.594mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,38.594mm) from Top Layer to Bottom Layer And Via (31.264mm,38.975mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,80.758mm) from Top Layer to Bottom Layer And Via (31.264mm,81.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,81.139mm) from Top Layer to Bottom Layer And Via (31.264mm,81.52mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,81.52mm) from Top Layer to Bottom Layer And Via (31.264mm,81.901mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,81.901mm) from Top Layer to Bottom Layer And Via (31.264mm,82.282mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,82.282mm) from Top Layer to Bottom Layer And Via (31.264mm,82.663mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.181mm < 0.254mm) Between Via (31.264mm,82.663mm) from Top Layer to Bottom Layer And Via (31.264mm,83.044mm) from Top Layer to Bottom Layer 
Rule Violations :340

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.254mm) Between Pad C11-1(28.216mm,59.611mm) on Top Layer And Pad U1-7(28.883mm,58.894mm) on Top Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.254mm) Between Pad C22-1(28.024mm,15.542mm) on Top Layer And Pad U2-7(28.883mm,14.825mm) on Top Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad Q1-1(22.501mm,73.17mm) on Top Layer And Pad R1-2(23.898mm,73.2mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad Q1-2(22.501mm,75.17mm) on Top Layer And Pad R1-1(23.898mm,74.6mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-1(32.133mm,59.644mm) on Top Layer And Pad U1-2(31.633mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U1-1(32.133mm,59.644mm) on Top Layer And Pad U1-24(32.883mm,58.894mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-1(32.133mm,59.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-10(28.883mm,57.394mm) on Top Layer And Pad U1-11(28.883mm,56.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-10(28.883mm,57.394mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-10(28.883mm,57.394mm) on Top Layer And Pad U1-9(28.883mm,57.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-11(28.883mm,56.894mm) on Top Layer And Pad U1-12(28.883mm,56.394mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-11(28.883mm,56.894mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U1-12(28.883mm,56.394mm) on Top Layer And Pad U1-13(29.633mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-12(28.883mm,56.394mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-13(29.633mm,55.644mm) on Top Layer And Pad U1-14(30.133mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-13(29.633mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-14(30.133mm,55.644mm) on Top Layer And Pad U1-15(30.633mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-14(30.133mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-15(30.633mm,55.644mm) on Top Layer And Pad U1-16(31.133mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-15(30.633mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-16(31.133mm,55.644mm) on Top Layer And Pad U1-17(31.633mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-16(31.133mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-17(31.633mm,55.644mm) on Top Layer And Pad U1-18(32.133mm,55.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-17(31.633mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U1-18(32.133mm,55.644mm) on Top Layer And Pad U1-19(32.883mm,56.394mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-18(32.133mm,55.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-19(32.883mm,56.394mm) on Top Layer And Pad U1-20(32.883mm,56.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-19(32.883mm,56.394mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-2(31.633mm,59.644mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-2(31.633mm,59.644mm) on Top Layer And Pad U1-3(31.133mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-20(32.883mm,56.894mm) on Top Layer And Pad U1-21(32.883mm,57.394mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-20(32.883mm,56.894mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-21(32.883mm,57.394mm) on Top Layer And Pad U1-22(32.883mm,57.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-21(32.883mm,57.394mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-22(32.883mm,57.894mm) on Top Layer And Pad U1-23(32.883mm,58.394mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-22(32.883mm,57.894mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-23(32.883mm,58.394mm) on Top Layer And Pad U1-24(32.883mm,58.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-23(32.883mm,58.394mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-24(32.883mm,58.894mm) on Top Layer And Pad U1-25(30.883mm,57.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-3(31.133mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-4(30.633mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-5(30.133mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-6(29.633mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-7(28.883mm,58.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-8(28.883mm,58.394mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-25(30.883mm,57.644mm) on Top Layer And Pad U1-9(28.883mm,57.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-3(31.133mm,59.644mm) on Top Layer And Pad U1-4(30.633mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-4(30.633mm,59.644mm) on Top Layer And Pad U1-5(30.133mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-5(30.133mm,59.644mm) on Top Layer And Pad U1-6(29.633mm,59.644mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U1-6(29.633mm,59.644mm) on Top Layer And Pad U1-7(28.883mm,58.894mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-7(28.883mm,58.894mm) on Top Layer And Pad U1-8(28.883mm,58.394mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U1-8(28.883mm,58.394mm) on Top Layer And Pad U1-9(28.883mm,57.894mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-1(32.133mm,15.575mm) on Top Layer And Pad U2-2(31.633mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U2-1(32.133mm,15.575mm) on Top Layer And Pad U2-24(32.883mm,14.825mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-1(32.133mm,15.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-10(28.883mm,13.325mm) on Top Layer And Pad U2-11(28.883mm,12.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-10(28.883mm,13.325mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-10(28.883mm,13.325mm) on Top Layer And Pad U2-9(28.883mm,13.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-11(28.883mm,12.825mm) on Top Layer And Pad U2-12(28.883mm,12.325mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-11(28.883mm,12.825mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U2-12(28.883mm,12.325mm) on Top Layer And Pad U2-13(29.633mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-12(28.883mm,12.325mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-13(29.633mm,11.575mm) on Top Layer And Pad U2-14(30.133mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-13(29.633mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-14(30.133mm,11.575mm) on Top Layer And Pad U2-15(30.633mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-14(30.133mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-15(30.633mm,11.575mm) on Top Layer And Pad U2-16(31.133mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-15(30.633mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-16(31.133mm,11.575mm) on Top Layer And Pad U2-17(31.633mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-16(31.133mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-17(31.633mm,11.575mm) on Top Layer And Pad U2-18(32.133mm,11.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-17(31.633mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U2-18(32.133mm,11.575mm) on Top Layer And Pad U2-19(32.883mm,12.325mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-18(32.133mm,11.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-19(32.883mm,12.325mm) on Top Layer And Pad U2-20(32.883mm,12.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-19(32.883mm,12.325mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-2(31.633mm,15.575mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-2(31.633mm,15.575mm) on Top Layer And Pad U2-3(31.133mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-20(32.883mm,12.825mm) on Top Layer And Pad U2-21(32.883mm,13.325mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-20(32.883mm,12.825mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-21(32.883mm,13.325mm) on Top Layer And Pad U2-22(32.883mm,13.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-21(32.883mm,13.325mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-22(32.883mm,13.825mm) on Top Layer And Pad U2-23(32.883mm,14.325mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-22(32.883mm,13.825mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-23(32.883mm,14.325mm) on Top Layer And Pad U2-24(32.883mm,14.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-23(32.883mm,14.325mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-24(32.883mm,14.825mm) on Top Layer And Pad U2-25(30.883mm,13.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-3(31.133mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-4(30.633mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-5(30.133mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-6(29.633mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-7(28.883mm,14.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-8(28.883mm,14.325mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-25(30.883mm,13.575mm) on Top Layer And Pad U2-9(28.883mm,13.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-3(31.133mm,15.575mm) on Top Layer And Pad U2-4(30.633mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-4(30.633mm,15.575mm) on Top Layer And Pad U2-5(30.133mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-5(30.133mm,15.575mm) on Top Layer And Pad U2-6(29.633mm,15.575mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U2-6(29.633mm,15.575mm) on Top Layer And Pad U2-7(28.883mm,14.825mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-7(28.883mm,14.825mm) on Top Layer And Pad U2-8(28.883mm,14.325mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-8(28.883mm,14.325mm) on Top Layer And Pad U2-9(28.883mm,13.825mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
Rule Violations :100

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (21.039mm,36.102mm) (21.639mm,36.702mm) on Top Overlay And Pad D6-2(22.539mm,37.402mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (21.061mm,80.157mm) (21.661mm,80.757mm) on Top Overlay And Pad D1-2(22.561mm,81.457mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (23.439mm,36.102mm) (24.039mm,36.702mm) on Top Overlay And Pad D6-2(22.539mm,37.402mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (23.461mm,80.157mm) (24.061mm,80.757mm) on Top Overlay And Pad D1-2(22.561mm,81.457mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-1(26.692mm,61.011mm) on Top Layer And Track (26.292mm,60.311mm)(27.092mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(26.692mm,61.011mm) on Top Layer And Track (26.543mm,61.341mm)(26.543mm,62.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(26.692mm,61.011mm) on Top Layer And Track (26.797mm,61.468mm)(26.797mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(26.692mm,61.011mm) on Top Layer And Track (26.797mm,61.468mm)(26.924mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(26.692mm,61.011mm) on Top Layer And Track (26.924mm,61.341mm)(27.686mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-2(26.692mm,59.611mm) on Top Layer And Track (26.292mm,60.311mm)(27.092mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-1(28.216mm,59.611mm) on Top Layer And Track (27.816mm,60.311mm)(28.616mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad C11-2(28.216mm,61.011mm) on Top Layer And Track (26.924mm,61.341mm)(27.686mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad C11-2(28.216mm,61.011mm) on Top Layer And Track (27.686mm,61.087mm)(27.686mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(28.216mm,61.011mm) on Top Layer And Track (27.686mm,61.341mm)(27.94mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-2(28.216mm,61.011mm) on Top Layer And Track (27.816mm,60.311mm)(28.616mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(36.068mm,35.153mm) on Top Layer And Text "C13" (34.554mm,35.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C14-1(40.64mm,35.026mm) on Top Layer And Text "C14" (39.253mm,35.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C15-1(45.212mm,35.026mm) on Top Layer And Text "C15" (43.825mm,35.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C16-2(36.068mm,29.311mm) on Top Layer And Text "C16" (34.681mm,30.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C17-2(40.64mm,29.311mm) on Top Layer And Text "C17" (39.253mm,30.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C18-2(45.212mm,29.311mm) on Top Layer And Text "C18" (43.825mm,30.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C20-1(29.78mm,17.018mm) on Top Layer And Text "C20" (30.322mm,17.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-1(29.78mm,17.018mm) on Top Layer And Track (30.48mm,16.618mm)(30.48mm,17.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C20-2(31.18mm,17.018mm) on Top Layer And Text "C20" (30.322mm,17.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-2(31.18mm,17.018mm) on Top Layer And Track (30.48mm,16.618mm)(30.48mm,17.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-1(26.692mm,16.942mm) on Top Layer And Track (26.292mm,16.242mm)(27.092mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C21-1(26.692mm,16.942mm) on Top Layer And Track (26.416mm,17.526mm)(26.416mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C21-1(26.692mm,16.942mm) on Top Layer And Track (26.797mm,18.024mm)(27.25mm,17.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C21-1(26.692mm,16.942mm) on Top Layer And Track (27.25mm,17.571mm)(27.753mm,17.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-2(26.692mm,15.542mm) on Top Layer And Track (26.292mm,16.242mm)(27.092mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(45.212mm,73.34mm) on Top Layer And Text "C7" (43.906mm,74.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C22-1(28.024mm,15.542mm) on Top Layer And Track (27.624mm,16.242mm)(28.424mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C22-2(28.024mm,16.942mm) on Top Layer And Track (27.25mm,17.571mm)(27.753mm,17.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad C22-2(28.024mm,16.942mm) on Top Layer And Track (27.44mm,17.027mm)(27.44mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C22-2(28.024mm,16.942mm) on Top Layer And Track (27.624mm,16.242mm)(28.424mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C3-1(35.963mm,79.208mm) on Top Layer And Text "C2" (34.635mm,80.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C4-1(40.588mm,79.208mm) on Top Layer And Text "C3" (39.207mm,80.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-2(35.963mm,73.34mm) on Top Layer And Text "C5" (34.635mm,74.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(40.588mm,73.34mm) on Top Layer And Text "C6" (39.387mm,74.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C7-1(45.212mm,79.208mm) on Top Layer And Text "C4" (43.906mm,80.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-2(34.13mm,61.255mm) on Top Layer And Text "C8" (34.454mm,60.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C9-1(29.802mm,60.946mm) on Top Layer And Track (30.502mm,60.546mm)(30.502mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C9-2(31.202mm,60.946mm) on Top Layer And Text "C9" (30.444mm,61.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C9-2(31.202mm,60.946mm) on Top Layer And Track (30.502mm,60.546mm)(30.502mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad D1-1(22.561mm,77.057mm) on Top Layer And Track (20.401mm,75.77mm)(22.001mm,75.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(22.561mm,77.057mm) on Top Layer And Track (21.061mm,76.857mm)(21.561mm,76.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(22.561mm,77.057mm) on Top Layer And Track (23.561mm,76.857mm)(24.061mm,76.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(22.561mm,81.457mm) on Top Layer And Track (21.061mm,81.657mm)(21.561mm,82.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(22.561mm,81.457mm) on Top Layer And Track (23.561mm,82.157mm)(24.061mm,81.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D2-2(6.772mm,70.231mm) on Top Layer And Track (4.948mm,70.231mm)(5.348mm,70.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D2-2(6.772mm,70.231mm) on Top Layer And Track (7.214mm,68.542mm)(7.214mm,68.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D2-2(6.772mm,70.231mm) on Top Layer And Track (7.214mm,71.653mm)(7.214mm,71.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D5-2(6.645mm,26.162mm) on Top Layer And Track (4.821mm,26.162mm)(5.221mm,26.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D5-2(6.645mm,26.162mm) on Top Layer And Track (7.087mm,24.473mm)(7.087mm,24.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D5-2(6.645mm,26.162mm) on Top Layer And Track (7.087mm,27.584mm)(7.087mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D6-1(22.539mm,33.002mm) on Top Layer And Track (20.409mm,31.699mm)(22.009mm,31.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(22.539mm,33.002mm) on Top Layer And Track (21.039mm,32.802mm)(21.539mm,32.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(22.539mm,33.002mm) on Top Layer And Track (23.539mm,32.802mm)(24.039mm,32.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(22.539mm,37.402mm) on Top Layer And Track (21.039mm,37.602mm)(21.539mm,38.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(22.539mm,37.402mm) on Top Layer And Track (23.539mm,38.102mm)(24.039mm,37.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET10-1(64.284mm,13.716mm) on Multi-Layer And Track (65.808mm,5.842mm)(65.808mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET10-2(64.284mm,11.176mm) on Multi-Layer And Track (65.808mm,11.176mm)(67.078mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET10-2(64.284mm,11.176mm) on Multi-Layer And Track (65.808mm,5.842mm)(65.808mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET10-3(64.284mm,8.636mm) on Multi-Layer And Track (65.808mm,5.842mm)(65.808mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET1-1(31.137mm,72.122mm) on Multi-Layer And Track (29.613mm,69.328mm)(29.613mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET1-2(31.137mm,74.662mm) on Multi-Layer And Track (28.343mm,74.662mm)(29.613mm,74.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET1-2(31.137mm,74.662mm) on Multi-Layer And Track (29.613mm,69.328mm)(29.613mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET1-3(31.137mm,77.202mm) on Multi-Layer And Track (29.613mm,69.328mm)(29.613mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET2-1(51.203mm,72.122mm) on Multi-Layer And Track (49.679mm,69.328mm)(49.679mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET2-2(51.203mm,74.662mm) on Multi-Layer And Track (48.409mm,74.662mm)(49.679mm,74.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET2-2(51.203mm,74.662mm) on Multi-Layer And Track (49.679mm,69.328mm)(49.679mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET2-3(51.203mm,77.202mm) on Multi-Layer And Track (49.679mm,69.328mm)(49.679mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET3-1(64.284mm,77.202mm) on Multi-Layer And Track (65.808mm,69.328mm)(65.808mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET3-2(64.284mm,74.662mm) on Multi-Layer And Track (65.808mm,69.328mm)(65.808mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET3-2(64.284mm,74.662mm) on Multi-Layer And Track (65.808mm,74.662mm)(67.078mm,74.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET3-3(64.284mm,72.122mm) on Multi-Layer And Track (65.808mm,69.328mm)(65.808mm,79.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET4-1(51.203mm,52.691mm) on Multi-Layer And Track (49.679mm,49.897mm)(49.679mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET4-2(51.203mm,55.231mm) on Multi-Layer And Track (48.409mm,55.231mm)(49.679mm,55.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET4-2(51.203mm,55.231mm) on Multi-Layer And Track (49.679mm,49.897mm)(49.679mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET4-3(51.203mm,57.771mm) on Multi-Layer And Track (49.679mm,49.897mm)(49.679mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET5-1(64.284mm,57.771mm) on Multi-Layer And Track (65.808mm,49.897mm)(65.808mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET5-2(64.284mm,55.231mm) on Multi-Layer And Track (65.808mm,49.897mm)(65.808mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET5-2(64.284mm,55.231mm) on Multi-Layer And Track (65.808mm,55.231mm)(67.078mm,55.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET5-3(64.284mm,52.691mm) on Multi-Layer And Track (65.808mm,49.897mm)(65.808mm,60.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET6-1(31.115mm,28.067mm) on Multi-Layer And Track (29.591mm,25.273mm)(29.591mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET6-2(31.115mm,30.607mm) on Multi-Layer And Track (28.321mm,30.607mm)(29.591mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET6-2(31.115mm,30.607mm) on Multi-Layer And Track (29.591mm,25.273mm)(29.591mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET6-3(31.115mm,33.147mm) on Multi-Layer And Track (29.591mm,25.273mm)(29.591mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET7-1(51.203mm,28.067mm) on Multi-Layer And Track (49.679mm,25.273mm)(49.679mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET7-2(51.203mm,30.607mm) on Multi-Layer And Track (48.409mm,30.607mm)(49.679mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET7-2(51.203mm,30.607mm) on Multi-Layer And Track (49.679mm,25.273mm)(49.679mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET7-3(51.203mm,33.147mm) on Multi-Layer And Track (49.679mm,25.273mm)(49.679mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET8-1(64.284mm,33.147mm) on Multi-Layer And Track (65.808mm,25.273mm)(65.808mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET8-2(64.284mm,30.607mm) on Multi-Layer And Track (65.808mm,25.273mm)(65.808mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET8-2(64.284mm,30.607mm) on Multi-Layer And Track (65.808mm,30.607mm)(67.078mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET8-3(64.284mm,28.067mm) on Multi-Layer And Track (65.808mm,25.273mm)(65.808mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET9-1(51.203mm,8.636mm) on Multi-Layer And Track (49.679mm,5.842mm)(49.679mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET9-2(51.203mm,11.176mm) on Multi-Layer And Track (48.409mm,11.176mm)(49.679mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET9-2(51.203mm,11.176mm) on Multi-Layer And Track (49.679mm,5.842mm)(49.679mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad FET9-3(51.203mm,13.716mm) on Multi-Layer And Track (49.679mm,5.842mm)(49.679mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FLT-1(25.106mm,14.083mm) on Top Layer And Track (25.731mm,13.683mm)(25.731mm,14.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FLT-1(25.106mm,58.152mm) on Top Layer And Track (25.731mm,57.752mm)(25.731mm,58.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (19.177mm,48.387mm)(19.177mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (19.177mm,48.387mm)(21.717mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (19.177mm,50.927mm)(21.717mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (21.717mm,48.387mm)(21.717mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (21.717mm,49.022mm)(22.352mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-1(20.447mm,49.657mm) on Multi-Layer And Track (21.717mm,50.292mm)(22.352mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (21.717mm,48.387mm)(21.717mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (21.717mm,49.022mm)(22.352mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (21.717mm,50.292mm)(22.352mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (22.352mm,48.387mm)(23.622mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (22.352mm,50.927mm)(23.622mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (23.622mm,48.387mm)(24.257mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (23.622mm,50.927mm)(24.257mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-2(22.987mm,49.657mm) on Multi-Layer And Track (24.257mm,49.022mm)(24.257mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (24.257mm,49.022mm)(24.257mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (24.257mm,49.022mm)(24.892mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (24.257mm,50.292mm)(24.892mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (24.892mm,48.387mm)(26.162mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (24.892mm,50.927mm)(26.162mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (26.162mm,48.387mm)(26.797mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (26.162mm,50.927mm)(26.797mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-3(25.527mm,49.657mm) on Multi-Layer And Track (26.797mm,49.022mm)(26.797mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (26.797mm,49.022mm)(26.797mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (26.797mm,49.022mm)(27.432mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (26.797mm,50.292mm)(27.432mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (27.432mm,48.387mm)(28.702mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (27.432mm,50.927mm)(28.702mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (28.702mm,48.387mm)(29.337mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (28.702mm,50.927mm)(29.337mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-4(28.067mm,49.657mm) on Multi-Layer And Track (29.337mm,49.022mm)(29.337mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (29.337mm,49.022mm)(29.337mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (29.337mm,49.022mm)(29.972mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (29.337mm,50.292mm)(29.972mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (29.972mm,48.387mm)(31.242mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (29.972mm,50.927mm)(31.242mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (31.242mm,48.387mm)(31.877mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (31.242mm,50.927mm)(31.877mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-5(30.607mm,49.657mm) on Multi-Layer And Track (31.877mm,49.022mm)(31.877mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (31.877mm,49.022mm)(31.877mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (31.877mm,49.022mm)(32.512mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (31.877mm,50.292mm)(32.512mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (32.512mm,48.387mm)(33.782mm,48.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (32.512mm,50.927mm)(33.782mm,50.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (33.782mm,48.387mm)(34.417mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (33.782mm,50.927mm)(34.417mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J3-6(33.147mm,49.657mm) on Multi-Layer And Track (34.417mm,49.022mm)(34.417mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (19.199mm,4.304mm)(19.199mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (19.199mm,4.304mm)(21.739mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (19.199mm,6.844mm)(21.739mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (21.739mm,4.304mm)(21.739mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (21.739mm,4.939mm)(22.374mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-1(20.469mm,5.574mm) on Multi-Layer And Track (21.739mm,6.209mm)(22.374mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (21.739mm,4.304mm)(21.739mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (21.739mm,4.939mm)(22.374mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (21.739mm,6.209mm)(22.374mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (22.374mm,4.304mm)(23.644mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (22.374mm,6.844mm)(23.644mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (23.644mm,4.304mm)(24.279mm,4.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (23.644mm,6.844mm)(24.279mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-2(23.009mm,5.574mm) on Multi-Layer And Track (24.279mm,4.939mm)(24.279mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (24.279mm,4.939mm)(24.279mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (24.279mm,4.939mm)(24.914mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (24.279mm,6.209mm)(24.914mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (24.914mm,4.304mm)(26.184mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (24.914mm,6.844mm)(26.184mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (26.184mm,4.304mm)(26.819mm,4.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (26.184mm,6.844mm)(26.819mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-3(25.549mm,5.574mm) on Multi-Layer And Track (26.819mm,4.939mm)(26.819mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (26.819mm,4.939mm)(26.819mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (26.819mm,4.939mm)(27.454mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (26.819mm,6.209mm)(27.454mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (27.454mm,4.304mm)(28.724mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (27.454mm,6.844mm)(28.724mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (28.724mm,4.304mm)(29.359mm,4.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (28.724mm,6.844mm)(29.359mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-4(28.089mm,5.574mm) on Multi-Layer And Track (29.359mm,4.939mm)(29.359mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (29.359mm,4.939mm)(29.359mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (29.359mm,4.939mm)(29.994mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (29.359mm,6.209mm)(29.994mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (29.994mm,4.304mm)(31.264mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (29.994mm,6.844mm)(31.264mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (31.264mm,4.304mm)(31.899mm,4.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (31.264mm,6.844mm)(31.899mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-5(30.629mm,5.574mm) on Multi-Layer And Track (31.899mm,4.939mm)(31.899mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (31.899mm,4.939mm)(31.899mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (31.899mm,4.939mm)(32.534mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (31.899mm,6.209mm)(32.534mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (32.534mm,4.304mm)(33.804mm,4.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (32.534mm,6.844mm)(33.804mm,6.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (33.804mm,4.304mm)(34.439mm,4.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (33.804mm,6.844mm)(34.439mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J5-6(33.169mm,5.574mm) on Multi-Layer And Track (34.439mm,4.939mm)(34.439mm,6.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad OCP-1(22.058mm,14.083mm) on Top Layer And Track (22.683mm,13.683mm)(22.683mm,14.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad OCP-1(22.058mm,58.152mm) on Top Layer And Track (22.683mm,57.752mm)(22.683mm,58.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q1-1(22.501mm,73.17mm) on Top Layer And Track (20.401mm,72.57mm)(22.001mm,72.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-1(22.501mm,73.17mm) on Top Layer And Track (22.001mm,73.67mm)(22.001mm,74.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q1-2(22.501mm,75.17mm) on Top Layer And Track (20.401mm,75.77mm)(22.001mm,75.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-2(22.501mm,75.17mm) on Top Layer And Track (22.001mm,73.67mm)(22.001mm,74.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-3(19.901mm,74.17mm) on Top Layer And Track (20.401mm,72.57mm)(20.401mm,73.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-3(19.901mm,74.17mm) on Top Layer And Track (20.401mm,74.67mm)(20.401mm,75.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q2-1(22.509mm,29.099mm) on Top Layer And Track (20.409mm,28.499mm)(22.009mm,28.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-1(22.509mm,29.099mm) on Top Layer And Track (22.009mm,29.599mm)(22.009mm,30.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q2-2(22.509mm,31.099mm) on Top Layer And Track (20.409mm,31.699mm)(22.009mm,31.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-2(22.509mm,31.099mm) on Top Layer And Track (22.009mm,29.599mm)(22.009mm,30.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-3(19.909mm,30.099mm) on Top Layer And Track (20.409mm,28.499mm)(20.409mm,29.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q2-3(19.909mm,30.099mm) on Top Layer And Track (20.409mm,30.599mm)(20.409mm,31.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R10-1(29.424mm,63.867mm) on Top Layer And Text "R10" (28.077mm,64.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-1(29.424mm,63.867mm) on Top Layer And Track (28.724mm,63.467mm)(28.724mm,64.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R10-2(28.024mm,63.867mm) on Top Layer And Text "R10" (28.077mm,64.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(28.024mm,63.867mm) on Top Layer And Track (28.724mm,63.467mm)(28.724mm,64.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-1(23.898mm,74.6mm) on Top Layer And Track (23.498mm,73.9mm)(24.298mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R11-1(24.13mm,30.545mm) on Top Layer And Text "R11" (24.878mm,30.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(24.13mm,30.545mm) on Top Layer And Track (23.73mm,29.845mm)(24.53mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R11-2(24.13mm,29.145mm) on Top Layer And Text "R11" (24.878mm,30.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(24.13mm,29.145mm) on Top Layer And Track (23.73mm,29.845mm)(24.53mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-2(23.898mm,73.2mm) on Top Layer And Track (23.498mm,73.9mm)(24.298mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(23.644mm,15.542mm) on Top Layer And Track (23.244mm,16.242mm)(24.044mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R13-2(23.644mm,16.942mm) on Top Layer And Text "R13" (23.372mm,18.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-2(23.644mm,16.942mm) on Top Layer And Track (23.244mm,16.242mm)(24.044mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-1(25.168mm,15.542mm) on Top Layer And Track (24.768mm,16.242mm)(25.568mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R14-2(25.168mm,16.942mm) on Top Layer And Text "R14" (24.896mm,18.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-2(25.168mm,16.942mm) on Top Layer And Track (24.768mm,16.242mm)(25.568mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(20.596mm,15.542mm) on Top Layer And Track (20.196mm,16.242mm)(20.996mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R15-2(20.596mm,16.942mm) on Top Layer And Text "R15" (20.324mm,18.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(20.596mm,16.942mm) on Top Layer And Track (20.196mm,16.242mm)(20.996mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-1(22.12mm,15.542mm) on Top Layer And Track (21.72mm,16.242mm)(22.52mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R16-2(22.12mm,16.942mm) on Top Layer And Text "R16" (21.848mm,18.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-2(22.12mm,16.942mm) on Top Layer And Track (21.72mm,16.242mm)(22.52mm,16.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(43.053mm,7.493mm) on Top Layer And Track (41.203mm,6.793mm)(41.203mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(43.053mm,7.493mm) on Top Layer And Track (41.203mm,6.793mm)(44.903mm,6.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(43.053mm,7.493mm) on Top Layer And Track (44.903mm,6.793mm)(44.903mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(43.053mm,13.693mm) on Top Layer And Track (41.203mm,14.393mm)(44.903mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(43.053mm,13.693mm) on Top Layer And Track (41.203mm,6.793mm)(41.203mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(43.053mm,13.693mm) on Top Layer And Track (44.903mm,6.793mm)(44.903mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R18-1(22.058mm,12.686mm) on Top Layer And Track (21.358mm,12.286mm)(21.358mm,13.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R18-2(20.658mm,12.686mm) on Top Layer And Text "R18" (18.679mm,12.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R18-2(20.658mm,12.686mm) on Top Layer And Track (21.358mm,12.286mm)(21.358mm,13.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(29.424mm,18.401mm) on Top Layer And Track (28.724mm,18.001mm)(28.724mm,18.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-2(28.024mm,18.401mm) on Top Layer And Track (26.67mm,19.839mm)(27.572mm,18.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-2(28.024mm,18.401mm) on Top Layer And Track (28.724mm,18.001mm)(28.724mm,18.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-1(29.424mm,19.798mm) on Top Layer And Track (28.724mm,19.398mm)(28.724mm,20.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(28.024mm,19.798mm) on Top Layer And Track (28.724mm,19.398mm)(28.724mm,20.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad R2-2(31.137mm,65.629mm) on Top Layer And Text "R2" (32.008mm,66.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R3-1(23.644mm,59.611mm) on Top Layer And Track (23.244mm,60.311mm)(24.044mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R3-2(23.644mm,61.011mm) on Top Layer And Text "R3" (23.372mm,62.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R3-2(23.644mm,61.011mm) on Top Layer And Track (23.244mm,60.311mm)(24.044mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-1(25.168mm,59.611mm) on Top Layer And Track (24.768mm,60.311mm)(25.568mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R4-2(25.168mm,61.011mm) on Top Layer And Text "R4" (24.896mm,62.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(25.168mm,61.011mm) on Top Layer And Track (24.768mm,60.311mm)(25.568mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R5-1(20.596mm,59.611mm) on Top Layer And Track (20.196mm,60.311mm)(20.996mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R5-2(20.596mm,61.011mm) on Top Layer And Text "R5" (20.324mm,62.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R5-2(20.596mm,61.011mm) on Top Layer And Track (20.196mm,60.311mm)(20.996mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R6-1(22.12mm,59.611mm) on Top Layer And Track (21.72mm,60.311mm)(22.52mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R6-2(22.12mm,61.011mm) on Top Layer And Text "R6" (21.848mm,62.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R6-2(22.12mm,61.011mm) on Top Layer And Track (21.72mm,60.311mm)(22.52mm,60.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(43.075mm,51.496mm) on Top Layer And Track (41.225mm,50.796mm)(41.225mm,58.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(43.075mm,51.496mm) on Top Layer And Track (41.225mm,50.796mm)(44.925mm,50.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(43.075mm,51.496mm) on Top Layer And Track (44.925mm,50.796mm)(44.925mm,58.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(43.075mm,57.696mm) on Top Layer And Track (41.225mm,50.796mm)(41.225mm,58.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(43.075mm,57.696mm) on Top Layer And Track (41.225mm,58.396mm)(44.925mm,58.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(43.075mm,57.696mm) on Top Layer And Track (44.925mm,50.796mm)(44.925mm,58.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(22.058mm,56.755mm) on Top Layer And Track (21.358mm,56.355mm)(21.358mm,57.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Pad R8-2(20.658mm,56.755mm) on Top Layer And Text "R8" (19.268mm,56.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(20.658mm,56.755mm) on Top Layer And Track (21.358mm,56.355mm)(21.358mm,57.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-1(29.424mm,62.47mm) on Top Layer And Track (28.724mm,62.07mm)(28.724mm,62.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R9-2(28.024mm,62.47mm) on Top Layer And Track (26.67mm,63.908mm)(27.572mm,63.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-2(28.024mm,62.47mm) on Top Layer And Track (28.724mm,62.07mm)(28.724mm,62.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
Rule Violations :269

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "3.3V" (22.121mm,2.309mm) on Top Overlay And Track (22.987mm,3.175mm)(22.987mm,4.064mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "3.3V" (22.121mm,46.378mm) on Top Overlay And Track (22.987mm,47.244mm)(22.987mm,48.133mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C10" (23.124mm,63.758mm) on Top Overlay And Track (23.749mm,63.038mm)(23.749mm,63.5mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C11" (24.859mm,63.758mm) on Top Overlay And Track (24.892mm,63.5mm)(26.67mm,63.5mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C20" (30.322mm,17.657mm) on Top Overlay And Track (30.48mm,16.618mm)(30.48mm,17.418mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C21" (22.785mm,19.562mm) on Top Overlay And Track (22.733mm,19.304mm)(26.162mm,19.304mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C21" (22.785mm,19.562mm) on Top Overlay And Track (24.257mm,19.685mm)(26.416mm,19.685mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C22" (24.353mm,19.943mm) on Top Overlay And Track (24.257mm,19.685mm)(26.416mm,19.685mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "C9" (30.444mm,61.599mm) on Top Overlay And Track (30.502mm,60.546mm)(30.502mm,61.346mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "D5" (1.996mm,28.452mm) on Top Overlay And Track (2.044mm,28.092mm)(6.844mm,28.092mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "EN/IN2" (26.693mm,2.309mm) on Top Overlay And Track (28.067mm,3.175mm)(28.067mm,4.064mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "EN/IN2" (26.693mm,46.378mm) on Top Overlay And Track (28.067mm,47.244mm)(28.067mm,48.133mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "FET1" (27.436mm,79.827mm) on Top Overlay And Track (28.343mm,69.328mm)(28.343mm,79.996mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "FET6" (27.436mm,35.587mm) on Top Overlay And Track (28.321mm,25.273mm)(28.321mm,35.941mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (22.479mm,9.906mm)(24.257mm,9.906mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (24.257mm,11.049mm)(26.162mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (24.257mm,9.906mm)(24.257mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (24.257mm,9.906mm)(26.162mm,9.906mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (24.765mm,11.049mm)(24.765mm,13.335mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "FLT" (24.48mm,10.164mm) on Top Overlay And Track (26.162mm,9.906mm)(26.162mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "FLT" (24.607mm,54.284mm) on Top Overlay And Track (24.257mm,53.975mm)(24.257mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "FLT" (24.607mm,54.284mm) on Top Overlay And Track (24.257mm,53.975mm)(26.162mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "FLT" (24.607mm,54.284mm) on Top Overlay And Track (24.257mm,55.118mm)(26.162mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "FLT" (24.607mm,54.284mm) on Top Overlay And Track (24.765mm,55.118mm)(24.765mm,57.404mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "FLT" (24.607mm,54.284mm) on Top Overlay And Track (26.162mm,53.975mm)(26.162mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (22.479mm,11.049mm)(23.368mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (22.479mm,9.906mm)(22.479mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (22.479mm,9.906mm)(24.257mm,9.906mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (23.368mm,11.049mm)(23.368mm,12.7mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (23.368mm,11.049mm)(24.257mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "OCP" (22.702mm,10.164mm) on Top Overlay And Track (24.257mm,9.906mm)(24.257mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (22.479mm,53.975mm)(22.479mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (22.479mm,53.975mm)(24.257mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (22.479mm,55.118mm)(23.368mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (23.368mm,55.118mm)(23.368mm,56.769mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (23.368mm,55.118mm)(24.257mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "OCP" (22.704mm,54.284mm) on Top Overlay And Track (24.257mm,53.975mm)(24.257mm,55.118mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R10" (28.077mm,64.52mm) on Top Overlay And Track (28.724mm,63.467mm)(28.724mm,64.267mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R11" (24.878mm,30.43mm) on Top Overlay And Track (23.73mm,29.845mm)(24.53mm,29.845mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R13" (23.372mm,18.913mm) on Top Overlay And Track (22.733mm,19.304mm)(26.162mm,19.304mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R14" (24.896mm,18.913mm) on Top Overlay And Track (22.733mm,19.304mm)(26.162mm,19.304mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "R17" (43.571mm,5.898mm) on Top Overlay And Track (41.203mm,6.793mm)(44.903mm,6.793mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R17" (43.571mm,5.898mm) on Top Overlay And Track (44.903mm,6.793mm)(44.903mm,14.393mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R19" (26.045mm,20.578mm) on Top Overlay And Track (26.67mm,19.839mm)(26.67mm,20.193mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R7" (44.033mm,49.915mm) on Top Overlay And Track (41.225mm,50.796mm)(44.925mm,50.796mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "R7" (44.033mm,49.915mm) on Top Overlay And Track (44.925mm,50.796mm)(44.925mm,58.396mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "R9" (26.507mm,64.52mm) on Top Overlay And Track (26.67mm,63.908mm)(26.67mm,64.262mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "SLP" (32.535mm,2.309mm) on Top Overlay And Track (33.147mm,3.175mm)(33.147mm,4.064mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "SLP" (32.535mm,46.378mm) on Top Overlay And Track (33.147mm,47.244mm)(33.147mm,48.133mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (78.85mm,4mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (79.48mm,5.52mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (81mm,1.85mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (81mm,6.15mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (82.52mm,2.48mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (82.52mm,5.52mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (83.15mm,4mm) from Top Layer to Bottom Layer 
Rule Violations :7

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (0.127mm,44.704mm)(84.963mm,44.704mm) on Top Overlay 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=50mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 766
Waived Violations : 0
Time Elapsed        : 00:00:01