xrun: 19.09-s003: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.09-s003: Started on Oct 20, 2020 at 19:35:05 CEST
xrun
	+elaborate
	+sv
	-f /home/student/kcislo/VDIC/.dvt/lab01.build
		-F lab01/mtm_dut.f
			mtm_Alu.vp
		-F lab01/mtm_tb.f
			mtm_tb.sv
file: lab01/mtm_Alu.vp
	module worklib.mtm_Alu:vp
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
file: lab01/mtm_tb.sv
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
			streams:   0, words:     0
			streams:   0, words:     0
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Registers:              43      54
		Always blocks:          12      12
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mtm_Alu:vp
TOOL:	xrun	19.09-s003: Exiting on Oct 20, 2020 at 19:35:06 CEST  (total: 00:00:01)
