Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic Register Balancing       : yes
Signal Encoding Algorithm          : user

---- General Options
Optimization Goal                  : SPEED
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/top.v" into library work
Parsing verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" included at line 52.
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 5: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 6: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 7: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 8: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 9: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 10: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 11: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 12: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 15: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 16: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 17: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 18: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 19: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 20: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 21: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 22: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 35: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 36: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 38: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 39: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 40: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 41: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 42: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 45: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 46: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 47: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 48: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 49: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 50: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 51: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 52: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 55: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 56: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 57: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 58: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 59: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 60: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 61: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 62: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 65: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 66: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 67: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 68: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 70: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 71: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/setup.v" Line 72: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/timing.v" into library work
Parsing module <timing>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/dcmspi.v" into library work
Parsing module <dcmspi>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/debnce.v" into library work
Parsing module <debnce>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/hdclrbar.v" into library work
Parsing module <hdcolorbar>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/common/rtl/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/rx/rtl/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/vtc_demo.v" into library work
Parsing module <vtc_demo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/dvi_encoder.v" into library work
Parsing module <dvi_encoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/tx/rtl/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/coregen/fifo16_32768.v" into library work
Parsing module <fifo16_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/coregen/fifo29_32768.v" into library work
Parsing module <fifo29_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/coregen/fifo48_8k.v" into library work
Parsing module <fifo48_8k>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/coregen/ram_out.v" into library work
Parsing module <ram_out>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/coregen/clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/cores/uart/rtl/uart_tx.v" into library work
Parsing module <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <$unit_1>.

Elaborating module <IBUF>.

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/measure/cam2disp_measure/boards/atlys/rtl/top.v".
        IDLE = 3'b000
        READY = 3'b001
        WAIT = 3'b010
        START = 3'b011
        STOP = 3'b100
    Found 28-bit register for signal <cnt>.
    Found 28-bit register for signal <dcnt>.
    Found 1-bit register for signal <flg>.
    Found 1-bit register for signal <REDLED>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | RSTBTN__INV_4_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <cnt[27]_GND_1_o_add_17_OUT> created at line 123.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 139.
    Found 1-bit 4-to-1 multiplexer for signal <_n0067> created at line 125.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 28-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 28-bit register                                       : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 28-bit adder                                          : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 100   | 10
-------------------

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 164
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 32
#      LUT5                        : 31
#      LUT6                        : 11
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 60
#      FD                          : 29
#      FDR                         : 2
#      FDRE                        : 29
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  54576     0%  
 Number of Slice LUTs:                  107  out of  27288     0%  
    Number used as Logic:               107  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    107
   Number with an unused Flip Flop:      47  out of    107    43%  
   Number with an unused LUT:             0  out of    107     0%  
   Number of fully used LUT-FF pairs:    60  out of    107    56%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    218     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYS_CLK                            | IBUF+BUFG              | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.021ns (Maximum Frequency: 248.670MHz)
   Minimum input arrival time before clock: 4.398ns
   Maximum output required time after clock: 5.784ns
   Maximum combinational path delay: 6.447ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 4.021ns (frequency: 248.670MHz)
  Total number of paths / destination ports: 1454 / 89
-------------------------------------------------------------------------
Delay:               4.021ns (Levels of Logic = 3)
  Source:            cnt_7 (FF)
  Destination:       flg (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: cnt_7 to flg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  cnt_7 (cnt_7)
     LUT6:I0->O            2   0.203   0.864  cnt[27]_GND_1_o_equal_17_o<27>4 (cnt[27]_GND_1_o_equal_17_o<27>3)
     LUT5:I1->O           15   0.203   0.982  cnt[27]_GND_1_o_equal_17_o<27>6 (cnt[27]_GND_1_o_equal_17_o)
     LUT4:I3->O            1   0.205   0.000  Mmux__n006711 (_n0067)
     FDRE:D                    0.102          flg
    ----------------------------------------
    Total                      4.021ns (1.160ns logic, 2.861ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 62 / 61
-------------------------------------------------------------------------
Offset:              4.398ns (Levels of Logic = 2)
  Source:            RSTBTN_ (PAD)
  Destination:       flg (FF)
  Destination Clock: SYS_CLK rising

  Data Path: RSTBTN_ to flg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  RSTBTN__IBUF (RSTBTN__IBUF)
     INV:I->O             31   0.206   1.277  RSTBTN__inv1_INV_0 (RSTBTN__inv)
     FDRE:R                    0.430          cnt_0
    ----------------------------------------
    Total                      4.398ns (1.858ns logic, 2.540ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Offset:              5.784ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: state_FSM_FFd2 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             64   0.447   1.984  state_FSM_FFd2 (state_FSM_FFd2)
     LUT6:I1->O            1   0.203   0.579  Mmux_LED8 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      5.784ns (3.221ns logic, 2.563ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               6.447ns (Levels of Logic = 4)
  Source:            swled<0> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: swled<0> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.085  swled_0_IBUF (swled_0_IBUF)
     LUT3:I0->O            1   0.205   0.580  Mmux_LED8_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  Mmux_LED8 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      6.447ns (4.203ns logic, 2.244ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    4.021|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 8.12 secs
 
--> 


Total memory usage is 124264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    0 (   0 filtered)

