Analysis & Synthesis report for motherboard
Mon Nov 18 16:05:38 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |motherboard|cpu:inst1|state
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated
 14. Parameter Settings for User Entity Instance: cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 18 16:05:38 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; motherboard                                 ;
; Top-level Entity Name           ; motherboard                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 101                                         ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; motherboard        ; motherboard        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; motherboard.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf        ;         ;
; aula04.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf             ;         ;
; cpu.vhd                          ; yes             ; Auto-Found VHDL File                     ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd                ;         ;
; ram256x8.vhd                     ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_3o04.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/db/altsyncram_3o04.tdf ;         ;
; ram256X8.mif                     ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256X8.mif           ;         ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 205       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 298       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 102       ;
;     -- 5 input functions                    ; 37        ;
;     -- 4 input functions                    ; 88        ;
;     -- <=3 input functions                  ; 71        ;
;                                             ;           ;
; Dedicated logic registers                   ; 101       ;
;                                             ;           ;
; I/O pins                                    ; 62        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 109       ;
; Total fan-out                               ; 1999      ;
; Average fan-out                             ; 3.76      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |motherboard                                 ; 298 (0)             ; 101 (0)                   ; 2048              ; 0          ; 62   ; 0            ; |motherboard                                                                                                ; motherboard     ; work         ;
;    |aula04:ins867t|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:ins867t                                                                                 ; aula04          ; work         ;
;    |aula04:inst2|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst2                                                                                   ; aula04          ; work         ;
;    |aula04:inst3|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst3                                                                                   ; aula04          ; work         ;
;    |aula04:inst4|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst4                                                                                   ; aula04          ; work         ;
;    |aula04:inst5|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst5                                                                                   ; aula04          ; work         ;
;    |aula04:inst6|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst6                                                                                   ; aula04          ; work         ;
;    |cpu:inst1|                               ; 256 (256)           ; 101 (101)                 ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1                                                                                      ; cpu             ; work         ;
;       |ram256x8:ram_instance|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance                                                                ; ram256x8        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_3o04:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ; altsyncram_3o04 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ram256X8.mif ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |motherboard|cpu:inst1|state                                        ;
+--------------+-------------+------------+--------------+--------------+-------------+
; Name         ; state.exec2 ; state.exec ; state.decode ; state.fetch2 ; state.fetch ;
+--------------+-------------+------------+--------------+--------------+-------------+
; state.fetch  ; 0           ; 0          ; 0            ; 0            ; 0           ;
; state.fetch2 ; 0           ; 0          ; 0            ; 1            ; 1           ;
; state.decode ; 0           ; 0          ; 1            ; 0            ; 1           ;
; state.exec   ; 0           ; 1          ; 0            ; 0            ; 1           ;
; state.exec2  ; 1           ; 0          ; 0            ; 0            ; 1           ;
+--------------+-------------+------------+--------------+--------------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; cpu:inst1|FRmaior                                   ; cpu:inst1|FRzero    ; yes                    ;
; cpu:inst1|FRzero                                    ; cpu:inst1|FRzero    ; yes                    ;
; cpu:inst1|FRover                                    ; cpu:inst1|FRover    ; yes                    ;
; cpu:inst1|FRmenor                                   ; cpu:inst1|FRzero    ; yes                    ;
; cpu:inst1|RESULT[3]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[2]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[1]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[0]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[7]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[6]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[5]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; cpu:inst1|RESULT[4]                                 ; cpu:inst1|RESULT[7] ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 101   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 75    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 89    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |motherboard|cpu:inst1|saidaREAL[2] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |motherboard|cpu:inst1|waddress[6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |motherboard|cpu:inst1|RA[3]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |motherboard|cpu:inst1|RB[6]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |motherboard|cpu:inst1|PC[5]        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |motherboard|cpu:inst1|data_in[3]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |motherboard|cpu:inst1|RR[3]        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |motherboard|cpu:inst1|X[5]         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |motherboard|cpu:inst1|raddress[7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |motherboard|cpu:inst1|Y[2]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|FRmaior      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|RESULT[3]    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |motherboard|cpu:inst1|Selector10   ;
; 26:1               ; 2 bits    ; 34 LEs        ; 28 LEs               ; 6 LEs                  ; No         ; |motherboard|cpu:inst1|Selector11   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ram256X8.mif         ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_3o04      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 8                                                               ;
;     -- NUMWORDS_B                         ; 256                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 101                         ;
;     CLR               ; 11                          ;
;     ENA               ; 17                          ;
;     ENA CLR           ; 56                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 8                           ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 340                         ;
;     arith             ; 25                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 16                          ;
;     normal            ; 306                         ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 88                          ;
;         5 data inputs ; 37                          ;
;         6 data inputs ; 102                         ;
;     shared            ; 9                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 8                           ;
; boundary_port         ; 62                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 2.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Nov 18 16:05:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file motherboard.bdf
    Info (12023): Found entity 1: motherboard
Info (12127): Elaborating entity "motherboard" for the top level hierarchy
Warning (275080): Converted elements in bus name "e" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "e[0]" to "e0"
    Warning (275081): Converted element name(s) from "e[1]" to "e1"
    Warning (275081): Converted element name(s) from "e[2]" to "e2"
    Warning (275081): Converted element name(s) from "e[3]" to "e3"
    Warning (275081): Converted element name(s) from "e[4]" to "e4"
    Warning (275081): Converted element name(s) from "e[5]" to "e5"
    Warning (275081): Converted element name(s) from "e[6]" to "e6"
    Warning (275081): Converted element name(s) from "e[7]" to "e7"
    Warning (275081): Converted element name(s) from "e[7..0]" to "e7..0"
Warning (12125): Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: aula04
Info (12128): Elaborating entity "aula04" for hierarchy "aula04:inst2"
Warning (275011): Block or symbol "OR4" of instance "inst21" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst64" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst71" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst76" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst78" overlaps another block or symbol
Warning (12125): Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu-main File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 28
    Info (12023): Found entity 1: cpu File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 7
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst1"
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(767): used initial value expression for variable "SUPERIOR" because variable was never assigned a value File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 767
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(768): used initial value expression for variable "INFERIOR" because variable was never assigned a value File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 768
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(769): used initial value expression for variable "X_SOMA" because variable was never assigned a value File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 769
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(770): used initial value expression for variable "Y_SOMA" because variable was never assigned a value File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 770
Warning (10492): VHDL Process Statement warning at cpu.vhd(785): signal "INIT_ULA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 785
Warning (10492): VHDL Process Statement warning at cpu.vhd(786): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 786
Warning (10492): VHDL Process Statement warning at cpu.vhd(803): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 803
Warning (10492): VHDL Process Statement warning at cpu.vhd(834): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 834
Warning (10492): VHDL Process Statement warning at cpu.vhd(837): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 837
Warning (10492): VHDL Process Statement warning at cpu.vhd(840): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 840
Warning (10492): VHDL Process Statement warning at cpu.vhd(844): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 844
Warning (10492): VHDL Process Statement warning at cpu.vhd(848): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 848
Warning (10631): VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable "FRover", which holds its previous value in one or more paths through the process File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Warning (10631): VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable "FRzero", which holds its previous value in one or more paths through the process File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Warning (10631): VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable "FRmaior", which holds its previous value in one or more paths through the process File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Warning (10631): VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable "FRmenor", which holds its previous value in one or more paths through the process File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Warning (10631): VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable "RESULT", which holds its previous value in one or more paths through the process File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[0]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[1]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[2]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[3]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[4]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[5]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[6]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "RESULT[7]" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "FRmenor" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "FRmaior" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "FRzero" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Info (10041): Inferred latch for "FRover" at cpu.vhd(763) File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
Warning (12125): Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram256x8-SYN File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd Line: 56
    Info (12023): Found entity 1: ram256x8 File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd Line: 43
Info (12128): Elaborating entity "ram256x8" for hierarchy "cpu:inst1|ram256x8:ram_instance" File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd Line: 63
Info (12133): Instantiated megafunction "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram256X8.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf
    Info (12023): Found entity 1: altsyncram_3o04 File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/db/altsyncram_3o04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3o04" for hierarchy "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13012): Latch cpu:inst1|FRmaior has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|INIT_ULA File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 60
Warning (13012): Latch cpu:inst1|FRzero has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|INIT_ULA File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 60
Warning (13012): Latch cpu:inst1|FRover has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|INIT_ULA File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 60
Warning (13012): Latch cpu:inst1|FRmenor has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|INIT_ULA File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 60
Warning (13012): Latch cpu:inst1|RESULT[3] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[2] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[1] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[0] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[7] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[6] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[5] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Warning (13012): Latch cpu:inst1|RESULT[4] has unsafe behavior File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 763
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[7] File: C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd Line: 102
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 388 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 318 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Mon Nov 18 16:05:38 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


