#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe28e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe28a80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xe50200 .functor NOT 1, L_0xe7a990, C4<0>, C4<0>, C4<0>;
L_0xe7a7c0 .functor XOR 2, L_0xe7a680, L_0xe7a720, C4<00>, C4<00>;
L_0xe7a8d0 .functor XOR 2, L_0xe7a7c0, L_0xe7a830, C4<00>, C4<00>;
v0xe778a0_0 .net "Y2_dut", 0 0, L_0xe79b70;  1 drivers
v0xe77960_0 .net "Y2_ref", 0 0, L_0xe42520;  1 drivers
v0xe77a00_0 .net "Y4_dut", 0 0, L_0xe7a420;  1 drivers
v0xe77ad0_0 .net "Y4_ref", 0 0, L_0xe78f80;  1 drivers
v0xe77ba0_0 .net *"_ivl_10", 1 0, L_0xe7a830;  1 drivers
v0xe77c90_0 .net *"_ivl_12", 1 0, L_0xe7a8d0;  1 drivers
v0xe77d30_0 .net *"_ivl_2", 1 0, L_0xe7a5e0;  1 drivers
v0xe77df0_0 .net *"_ivl_4", 1 0, L_0xe7a680;  1 drivers
v0xe77ed0_0 .net *"_ivl_6", 1 0, L_0xe7a720;  1 drivers
v0xe77fb0_0 .net *"_ivl_8", 1 0, L_0xe7a7c0;  1 drivers
v0xe78090_0 .var "clk", 0 0;
v0xe78130_0 .var/2u "stats1", 223 0;
v0xe781f0_0 .var/2u "strobe", 0 0;
v0xe782b0_0 .net "tb_match", 0 0, L_0xe7a990;  1 drivers
v0xe78380_0 .net "tb_mismatch", 0 0, L_0xe50200;  1 drivers
v0xe78420_0 .net "w", 0 0, v0xe75770_0;  1 drivers
v0xe784c0_0 .net "y", 6 1, v0xe75810_0;  1 drivers
L_0xe7a5e0 .concat [ 1 1 0 0], L_0xe78f80, L_0xe42520;
L_0xe7a680 .concat [ 1 1 0 0], L_0xe78f80, L_0xe42520;
L_0xe7a720 .concat [ 1 1 0 0], L_0xe7a420, L_0xe79b70;
L_0xe7a830 .concat [ 1 1 0 0], L_0xe78f80, L_0xe42520;
L_0xe7a990 .cmp/eeq 2, L_0xe7a5e0, L_0xe7a8d0;
S_0xe41850 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe28a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xe2d170 .functor NOT 1, v0xe75770_0, C4<0>, C4<0>, C4<0>;
L_0xe42520 .functor AND 1, L_0xe786e0, L_0xe2d170, C4<1>, C4<1>;
L_0xe50270 .functor OR 1, L_0xe788d0, L_0xe78970, C4<0>, C4<0>;
L_0xe78b80 .functor OR 1, L_0xe50270, L_0xe78ab0, C4<0>, C4<0>;
L_0xe78e70 .functor OR 1, L_0xe78b80, L_0xe78cc0, C4<0>, C4<0>;
L_0xe78f80 .functor AND 1, L_0xe78e70, v0xe75770_0, C4<1>, C4<1>;
v0xe50370_0 .net "Y2", 0 0, L_0xe42520;  alias, 1 drivers
v0xe50410_0 .net "Y4", 0 0, L_0xe78f80;  alias, 1 drivers
v0xe2d280_0 .net *"_ivl_1", 0 0, L_0xe786e0;  1 drivers
v0xe2d350_0 .net *"_ivl_10", 0 0, L_0xe50270;  1 drivers
v0xe74780_0 .net *"_ivl_13", 0 0, L_0xe78ab0;  1 drivers
v0xe748b0_0 .net *"_ivl_14", 0 0, L_0xe78b80;  1 drivers
v0xe74990_0 .net *"_ivl_17", 0 0, L_0xe78cc0;  1 drivers
v0xe74a70_0 .net *"_ivl_18", 0 0, L_0xe78e70;  1 drivers
v0xe74b50_0 .net *"_ivl_2", 0 0, L_0xe2d170;  1 drivers
v0xe74cc0_0 .net *"_ivl_7", 0 0, L_0xe788d0;  1 drivers
v0xe74da0_0 .net *"_ivl_9", 0 0, L_0xe78970;  1 drivers
v0xe74e80_0 .net "w", 0 0, v0xe75770_0;  alias, 1 drivers
v0xe74f40_0 .net "y", 6 1, v0xe75810_0;  alias, 1 drivers
L_0xe786e0 .part v0xe75810_0, 0, 1;
L_0xe788d0 .part v0xe75810_0, 1, 1;
L_0xe78970 .part v0xe75810_0, 2, 1;
L_0xe78ab0 .part v0xe75810_0, 4, 1;
L_0xe78cc0 .part v0xe75810_0, 5, 1;
S_0xe750a0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xe28a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xe75300_0 .net "clk", 0 0, v0xe78090_0;  1 drivers
v0xe753e0_0 .var/2s "errored1", 31 0;
v0xe754c0_0 .var/2s "onehot_error", 31 0;
v0xe75580_0 .net "tb_match", 0 0, L_0xe7a990;  alias, 1 drivers
v0xe75640_0 .var/2s "temp", 31 0;
v0xe75770_0 .var "w", 0 0;
v0xe75810_0 .var "y", 6 1;
E_0xe3bb40/0 .event negedge, v0xe75300_0;
E_0xe3bb40/1 .event posedge, v0xe75300_0;
E_0xe3bb40 .event/or E_0xe3bb40/0, E_0xe3bb40/1;
S_0xe75910 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe28a80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
P_0xe75af0 .param/l "A" 1 4 9, C4<000001>;
P_0xe75b30 .param/l "B" 1 4 10, C4<000010>;
P_0xe75b70 .param/l "C" 1 4 11, C4<000100>;
P_0xe75bb0 .param/l "D" 1 4 12, C4<001000>;
P_0xe75bf0 .param/l "E" 1 4 13, C4<010000>;
P_0xe75c30 .param/l "F" 1 4 14, C4<100000>;
L_0xe79260 .functor AND 1, L_0xe790d0, L_0xe791c0, C4<1>, C4<1>;
L_0xe79530 .functor AND 1, L_0xe79370, L_0xe79460, C4<1>, C4<1>;
L_0xe79640 .functor OR 1, L_0xe79260, L_0xe79530, C4<0>, C4<0>;
L_0xe79a30 .functor AND 1, L_0xe79750, L_0xe79840, C4<1>, C4<1>;
L_0xe79b70 .functor OR 1, L_0xe79640, L_0xe79a30, C4<0>, C4<0>;
L_0xe79dc0 .functor AND 1, L_0xe79cd0, v0xe75770_0, C4<1>, C4<1>;
L_0xe7a050 .functor AND 1, L_0xe79f10, v0xe75770_0, C4<1>, C4<1>;
L_0xe7a110 .functor OR 1, L_0xe79dc0, L_0xe7a050, C4<0>, C4<0>;
L_0xe7a360 .functor AND 1, L_0xe7a270, v0xe75770_0, C4<1>, C4<1>;
L_0xe7a420 .functor OR 1, L_0xe7a110, L_0xe7a360, C4<0>, C4<0>;
v0xe75fe0_0 .net "Y2", 0 0, L_0xe79b70;  alias, 1 drivers
v0xe760a0_0 .net "Y4", 0 0, L_0xe7a420;  alias, 1 drivers
L_0x7f8ca991b018 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0xe76160_0 .net/2u *"_ivl_0", 5 0, L_0x7f8ca991b018;  1 drivers
v0xe76250_0 .net *"_ivl_10", 0 0, L_0xe79370;  1 drivers
v0xe76310_0 .net *"_ivl_13", 0 0, L_0xe79460;  1 drivers
v0xe76420_0 .net *"_ivl_15", 0 0, L_0xe79530;  1 drivers
v0xe764e0_0 .net *"_ivl_17", 0 0, L_0xe79640;  1 drivers
L_0x7f8ca991b0a8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0xe765a0_0 .net/2u *"_ivl_18", 5 0, L_0x7f8ca991b0a8;  1 drivers
v0xe76680_0 .net *"_ivl_2", 0 0, L_0xe790d0;  1 drivers
v0xe767d0_0 .net *"_ivl_20", 0 0, L_0xe79750;  1 drivers
v0xe76890_0 .net *"_ivl_23", 0 0, L_0xe79840;  1 drivers
v0xe76950_0 .net *"_ivl_25", 0 0, L_0xe79a30;  1 drivers
L_0x7f8ca991b0f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0xe76a10_0 .net/2u *"_ivl_28", 5 0, L_0x7f8ca991b0f0;  1 drivers
v0xe76af0_0 .net *"_ivl_30", 0 0, L_0xe79cd0;  1 drivers
v0xe76bb0_0 .net *"_ivl_33", 0 0, L_0xe79dc0;  1 drivers
L_0x7f8ca991b138 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0xe76c70_0 .net/2u *"_ivl_34", 5 0, L_0x7f8ca991b138;  1 drivers
v0xe76d50_0 .net *"_ivl_36", 0 0, L_0xe79f10;  1 drivers
v0xe76e10_0 .net *"_ivl_39", 0 0, L_0xe7a050;  1 drivers
v0xe76ed0_0 .net *"_ivl_41", 0 0, L_0xe7a110;  1 drivers
L_0x7f8ca991b180 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0xe76f90_0 .net/2u *"_ivl_42", 5 0, L_0x7f8ca991b180;  1 drivers
v0xe77070_0 .net *"_ivl_44", 0 0, L_0xe7a270;  1 drivers
v0xe77130_0 .net *"_ivl_47", 0 0, L_0xe7a360;  1 drivers
v0xe771f0_0 .net *"_ivl_5", 0 0, L_0xe791c0;  1 drivers
v0xe772b0_0 .net *"_ivl_7", 0 0, L_0xe79260;  1 drivers
L_0x7f8ca991b060 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0xe77370_0 .net/2u *"_ivl_8", 5 0, L_0x7f8ca991b060;  1 drivers
v0xe77450_0 .net "w", 0 0, v0xe75770_0;  alias, 1 drivers
v0xe774f0_0 .net "y", 6 1, v0xe75810_0;  alias, 1 drivers
L_0xe790d0 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b018;
L_0xe791c0 .reduce/nor v0xe75770_0;
L_0xe79370 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b060;
L_0xe79460 .reduce/nor v0xe75770_0;
L_0xe79750 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b0a8;
L_0xe79840 .reduce/nor v0xe75770_0;
L_0xe79cd0 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b0f0;
L_0xe79f10 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b138;
L_0xe7a270 .cmp/eq 6, v0xe75810_0, L_0x7f8ca991b180;
S_0xe77680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe28a80;
 .timescale -12 -12;
E_0xe3b690 .event anyedge, v0xe781f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe781f0_0;
    %nor/r;
    %assign/vec4 v0xe781f0_0, 0;
    %wait E_0xe3b690;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe750a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe753e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe754c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xe750a0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3bb40;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xe75810_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe75770_0, 0;
    %load/vec4 v0xe75580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe754c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe754c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe753e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3bb40;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xe75640_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xe75640_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0xe75640_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xe75640_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xe75640_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xe75640_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0xe75810_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe75770_0, 0;
    %load/vec4 v0xe75580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe753e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe753e0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xe754c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xe753e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xe754c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xe753e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe28a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe78090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe781f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe28a80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xe78090_0;
    %inv;
    %store/vec4 v0xe78090_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe28a80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe75300_0, v0xe78380_0, v0xe784c0_0, v0xe78420_0, v0xe77960_0, v0xe778a0_0, v0xe77ad0_0, v0xe77a00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe28a80;
T_6 ;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe78130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe28a80;
T_7 ;
    %wait E_0xe3bb40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe78130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
    %load/vec4 v0xe782b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe78130_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xe77960_0;
    %load/vec4 v0xe77960_0;
    %load/vec4 v0xe778a0_0;
    %xor;
    %load/vec4 v0xe77960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xe77ad0_0;
    %load/vec4 v0xe77ad0_0;
    %load/vec4 v0xe77a00_0;
    %xor;
    %load/vec4 v0xe77ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xe78130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe78130_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/m2014_q6c/iter0/response0/top_module.sv";
