@W: MT532 :"e:\repos\ecen5863_hw\hw9\hw9p1\hdl\receiver.v":51:4:51:5|Found signal identified as System clock which controls 9 sequential elements including mReceiver.outputData[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw9\hw9p1\hdl\receiver.v":104:0:104:5|Found inferred clock top_level_model|bClk which controls 6 sequential elements including mReceiver.receiverState[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw9\hw9p1\hdl\sender.v":81:4:81:7|Found inferred clock sender|senderState_inferred_clock[2] which controls 9 sequential elements including mSender.req. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw9\hw9p1\hdl\counter.v":30:0:30:5|Found inferred clock top_level_model|aClk which controls 14 sequential elements including mSender.mCounter.temp[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
