# Reading pref.tcl
# do Informe_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Pc/Desktop/informe_3 {C:/Users/Pc/Desktop/informe_3/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:45:23 on Sep 03,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pc/Desktop/informe_3" C:/Users/Pc/Desktop/informe_3/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:45:23 on Sep 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pc/Desktop/informe_3 {C:/Users/Pc/Desktop/informe_3/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:45:24 on Sep 03,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pc/Desktop/informe_3" C:/Users/Pc/Desktop/informe_3/ALU_tb.sv 
# -- Compiling module tb_alu
# ** Warning: C:/Users/Pc/Desktop/informe_3/ALU_tb.sv(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_alu
# End time: 10:45:24 on Sep 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/Pc/Desktop/informe_3 {C:/Users/Pc/Desktop/informe_3/tb_N_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:45:24 on Sep 03,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pc/Desktop/informe_3" C:/Users/Pc/Desktop/informe_3/tb_N_bit_adder.sv 
# -- Compiling module tb_N_bit_adder
# 
# Top level modules:
# 	tb_N_bit_adder
# End time: 10:45:24 on Sep 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_N_bit_adder.sv
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_N_bit_adder.sv 
# Start time: 10:45:25 on Sep 03,2021
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_N_bit_adder' at "tb_N_bit_adder".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Informe_3_run_msim_rtl_verilog.do PAUSED at line 13
