TimeQuest Timing Analyzer report for lab9
Thu Apr 09 05:43:46 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 57. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 91. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 95. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. MTBF Summary
109. Synchronizer Summary
110. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; lab9                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; lab9_soc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Apr 09 05:43:37 2015 ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc   ; OK     ; Thu Apr 09 05:43:37 2015 ;
; lab9.sdc                                                  ; OK     ; Thu Apr 09 05:43:37 2015 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 92.44 MHz  ; 92.44 MHz       ; CLOCK_50            ;      ;
; 157.63 MHz ; 157.63 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.182  ; 0.000         ;
; altera_reserved_tck ; 46.828 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.341 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.769 ; 0.000         ;
; altera_reserved_tck ; 48.170 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.213 ; 0.000         ;
; CLOCK_50            ; 3.512 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.623  ; 0.000              ;
; altera_reserved_tck ; 49.629 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 10.562     ;
; 9.218 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 10.541     ;
; 9.239 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 10.546     ;
; 9.288 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.483     ;
; 9.328 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 10.414     ;
; 9.430 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 10.318     ;
; 9.451 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 10.299     ;
; 9.465 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 10.272     ;
; 9.508 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.283     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 10.234     ;
; 9.532 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 10.216     ;
; 9.539 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 10.215     ;
; 9.548 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.400     ;
; 9.549 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.399     ;
; 9.564 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 10.230     ;
; 9.589 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.182     ;
; 9.589 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.182     ;
; 9.603 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 10.139     ;
; 9.607 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.170     ;
; 9.608 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 10.140     ;
; 9.616 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 10.134     ;
; 9.620 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 10.130     ;
; 9.628 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 10.122     ;
; 9.637 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 10.111     ;
; 9.672 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 10.082     ;
; 9.673 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.118     ;
; 9.677 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.114     ;
; 9.680 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 10.054     ;
; 9.685 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.106     ;
; 9.696 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 10.069     ;
; 9.699 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 10.055     ;
; 9.700 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 10.065     ;
; 9.706 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 10.044     ;
; 9.707 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 10.042     ;
; 9.708 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 10.057     ;
; 9.711 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.237     ;
; 9.730 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 10.035     ;
; 9.737 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 10.005     ;
; 9.743 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.205     ;
; 9.744 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.204     ;
; 9.745 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.203     ;
; 9.752 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.196     ;
; 9.753 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.195     ;
; 9.756 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 9.981      ;
; 9.758 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.190     ;
; 9.759 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.032     ;
; 9.759 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.189     ;
; 9.760 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 9.999      ;
; 9.764 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 10.026     ;
; 9.767 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.987      ;
; 9.772 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.005     ;
; 9.773 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 9.975      ;
; 9.774 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 9.990      ;
; 9.776 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.001     ;
; 9.777 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 9.971      ;
; 9.780 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.963      ;
; 9.784 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 9.993      ;
; 9.785 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 9.963      ;
; 9.800 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 9.977      ;
; 9.801 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.953      ;
; 9.816 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.950      ;
; 9.828 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 9.966      ;
; 9.832 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 9.902      ;
; 9.835 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.070     ;
; 9.840 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 9.908      ;
; 9.844 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.932      ;
; 9.858 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 9.919      ;
; 9.864 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.890      ;
; 9.864 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 9.883      ;
; 9.865 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 9.935      ;
; 9.868 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.886      ;
; 9.876 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.878      ;
; 9.884 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.889      ;
; 9.888 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 9.872      ;
; 9.893 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 9.878      ;
; 9.895 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 9.882      ;
; 9.907 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.041     ;
; 9.912 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 9.797      ;
; 9.914 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 9.836      ;
; 9.915 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.033     ;
; 9.921 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.027     ;
; 9.925 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 9.871      ;
; 9.933 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 9.772      ;
; 9.933 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 9.772      ;
; 9.934 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.014     ;
; 9.935 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.013     ;
; 9.936 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 9.855      ;
; 9.944 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.004     ;
; 9.945 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.798      ;
; 9.949 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.794      ;
; 9.952 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 9.796      ;
; 9.952 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.996      ;
; 9.954 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.800      ;
; 9.955 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 9.798      ;
; 9.957 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.786      ;
; 9.958 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.990      ;
; 9.966 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.788      ;
; 9.970 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 9.784      ;
; 9.971 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 9.820      ;
; 9.975 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 9.775      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 3.288      ;
; 46.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.238      ;
; 47.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.759      ;
; 47.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.743      ;
; 47.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.752      ;
; 47.415 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.687      ;
; 47.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.621      ;
; 47.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.480      ;
; 47.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.483      ;
; 47.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.441      ;
; 47.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.401      ;
; 47.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.353      ;
; 47.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.343      ;
; 47.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.366      ;
; 47.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.333      ;
; 48.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 2.087      ;
; 48.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 1.886      ;
; 48.978 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.117      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.202      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.199      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.123      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.120      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.059      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 94.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.053      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.716      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.716      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.716      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.716      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.716      ;
; 95.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.508      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.483      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.467      ;
; 95.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.467      ;
; 95.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.467      ;
; 95.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.467      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.014      ;
; 0.346 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.017      ;
; 0.349 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.020      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.029      ;
; 0.357 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.028      ;
; 0.358 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.031      ;
; 0.361 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.032      ;
; 0.365 ; io_module:io_module0|key[31]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.037      ;
; 0.365 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.036      ;
; 0.369 ; io_module:io_module0|key[18]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.026      ;
; 0.373 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.046      ;
; 0.377 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.050      ;
; 0.379 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.052      ;
; 0.383 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; io_module:io_module0|key[43]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.046      ;
; 0.385 ; io_module:io_module0|key[30]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.055      ;
; 0.385 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.056      ;
; 0.385 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.674      ;
; 0.390 ; io_module:io_module0|key[1]                                                                                                                                                                                      ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.049      ;
; 0.401 ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                           ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_KEY_15                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_15                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; aes_controller:aes_controller0|state.WAIT                                                                                                                                                                        ; aes_controller:aes_controller0|state.WAIT                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                                                     ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; aes_controller:aes_controller0|state.READY                                                                                                                                                                       ; aes_controller:aes_controller0|state.READY                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_KEY_14                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_14                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_KEY_13                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_13                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_KEY_2                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_2                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                                                            ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                                                          ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                                                            ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                                                          ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_6                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_6                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_5                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_5                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.703      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.435 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.728      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.559 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.561 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.561 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.561 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.562 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.840      ;
; 0.575 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.584 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.850      ;
; 0.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.863      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.162      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.162      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.162      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.769 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.163      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.168      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.168      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.174      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.174      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.174      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.174      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.174      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.157      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.157      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.157      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.157      ;
; 13.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.157      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.782 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.155      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 13.971 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 6.212      ;
; 14.123 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.759      ;
; 14.123 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.759      ;
; 14.123 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.759      ;
; 14.123 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.759      ;
; 14.123 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 5.761      ;
; 14.124 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.753      ;
; 14.124 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.753      ;
; 14.124 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.753      ;
; 14.124 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.753      ;
; 14.124 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.753      ;
; 14.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.769      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.758      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.756      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.756      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.756      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.756      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:led|data_out[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.753      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.753      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.761      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.759      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.755      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.763      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.757      ;
; 14.133 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.756      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.928      ;
; 48.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.928      ;
; 48.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 1.877      ;
; 97.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.199      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.110      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.949      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.944      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.944      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.944      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.944      ;
; 98.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.928      ;
; 98.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.928      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.925      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.919      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.903      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.879      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.879      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.879      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.879      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.879      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.477      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.743      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.743      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.743      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.743      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.743      ;
; 1.487  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.754      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.767      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.788      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.797      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.797      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.797      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.797      ;
; 1.528  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.798      ;
; 1.528  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.798      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.802      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.974      ;
; 1.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.051      ;
; 51.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.257      ; 1.746      ;
; 51.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 1.798      ;
; 51.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 1.798      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.512 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 4.224      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.542 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 4.232      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.950 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.219      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.220      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_valid                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.221      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.221      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.221      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.221      ;
; 3.951 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.218      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.240      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.238      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.240      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.240      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.240      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.232      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.240      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.232      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.232      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.232      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.232      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.237      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|f_pop                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.239      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.238      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.239      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.239      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.239      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.231      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.235      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.235      ;
; 3.970 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.235      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing16|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.629 ; 49.849       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.635 ; 49.855       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.635 ; 49.855       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                           ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.683 ; 49.871       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.333 ; 1.437 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.343 ; 1.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.364 ; 1.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.306 ; 1.410 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.317 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.322 ; 1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.330 ; 1.434 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.316 ; 1.420 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.297 ; 1.401 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 6.025 ; 6.505 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 6.025 ; 6.505 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.616 ; 3.841 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.677 ; 8.656 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.710 ; -0.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.723 ; -0.827 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.697 ; -0.801 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.670 ; -0.774 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.650 ; -0.754 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.680 ; -0.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.694 ; -0.798 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -4.636 ; -5.125 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -4.636 ; -5.125 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.516 ; -0.661 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.194 ; -1.291 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.339  ; 3.312  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.184  ; 3.154  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.194  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.905  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.350  ; 3.323  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.342  ; 3.315  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.385  ; 3.358  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.230  ; 3.200  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.296  ; 3.269  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 10.692 ; 10.660 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.675  ; 9.625  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 10.246 ; 10.325 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 10.692 ; 10.660 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.004  ; 8.900  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 9.176  ; 9.081  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 10.409 ; 10.445 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.166 ; 10.112 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 10.345 ; 10.328 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.036  ; 8.917  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 8.210  ; 8.174  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.847  ; 8.730  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.729  ; 8.654  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 9.337  ; 9.116  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.345 ; 10.328 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 9.629  ; 9.582  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 8.710  ; 8.650  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 8.395  ; 8.326  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.527  ; 8.513  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.710  ; 8.650  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 8.633  ; 8.529  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.598  ; 8.485  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.588  ; 8.447  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 8.267  ; 8.318  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 10.884 ; 10.928 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 8.503  ; 8.443  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.891  ; 8.850  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.884 ; 10.928 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.607  ; 9.481  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.484 ; 10.344 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.487  ; 9.359  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 10.321 ; 10.433 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 11.306 ; 11.239 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 10.382 ; 10.262 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 11.306 ; 11.239 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 8.461  ; 8.400  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 8.763  ; 8.692  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 9.456  ; 9.428  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 9.553  ; 9.407  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 9.162  ; 9.234  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 10.974 ; 10.893 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 9.658  ; 9.482  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 10.974 ; 10.893 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.395  ; 9.380  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.189  ; 8.142  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 8.328  ; 8.303  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.551  ; 8.510  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 8.658  ; 8.706  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 10.290 ; 10.268 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 9.479  ; 9.426  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 9.194  ; 9.119  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.691  ; 8.599  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.020  ; 8.989  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 9.038  ; 8.987  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 10.290 ; 10.268 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 9.523  ; 9.658  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 9.517  ; 9.537  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 9.129  ; 8.976  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 8.469  ; 8.403  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 8.633  ; 8.535  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 8.909  ; 8.821  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 8.245  ; 8.182  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 9.105  ; 9.016  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 9.517  ; 9.537  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 13.806 ; 13.858 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.941 ; 12.974 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.049 ; 10.328 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 13.806 ; 13.858 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 12.236 ; 12.230 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 11.431 ; 11.576 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 11.431 ; 11.576 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 10.944 ; 11.161 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 11.358 ; 11.482 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 11.196 ; 11.404 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.947 ; 11.018 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 10.500 ; 10.661 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 9.428  ; 9.680  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 10.484 ; 10.636 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.905  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.688 ; 15.306 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.703  ; 2.674  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.803  ; 2.777  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.703  ; 2.674  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.879  ; 2.853  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.813  ; 2.787  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.827  ; 2.801  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.738  ; 2.709  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.762  ; 2.733  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.852  ; 2.826  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.837  ; 2.811  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.819  ; 2.793  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.875  ; 2.849  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.889  ; 2.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.884  ; 2.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.879  ; 2.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.896  ; 2.870  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.906  ; 2.880  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.862  ; 2.836  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.872  ; 2.846  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.913  ; 2.887  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.893  ; 2.867  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.892  ; 2.866  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.843  ; 2.817  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.832  ; 2.806  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.867  ; 2.841  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.859  ; 2.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.849  ; 2.823  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.821  ; 2.795  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.853  ; 2.827  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.827  ; 2.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.832  ; 2.806  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.857  ; 2.831  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.887  ; 2.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.887  ; 2.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.865  ; 2.839  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.865  ; 2.839  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.902  ; 2.876  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.747  ; 2.718  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.892  ; 2.866  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.852  ; 2.826  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.747  ; 2.718  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.834  ; 2.808  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.815  ; 2.789  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.280  ; 8.187  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.928  ; 8.889  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 9.571  ; 9.691  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.943  ; 9.930  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.280  ; 8.187  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.450  ; 8.342  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 9.662  ; 9.729  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 9.378  ; 9.416  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 7.580  ; 7.511  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.334  ; 8.239  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 7.580  ; 7.511  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.201  ; 8.014  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.042  ; 7.921  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.625  ; 8.583  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 9.604  ; 9.684  ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 8.932  ; 8.913  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 7.564  ; 7.624  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 7.677  ; 7.624  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 7.852  ; 7.777  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.063  ; 7.927  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 7.902  ; 7.821  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.865  ; 7.860  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.854  ; 7.817  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 7.564  ; 7.643  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 7.488  ; 7.396  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 7.488  ; 7.396  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.884  ; 7.758  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 9.907  ; 9.816  ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 8.507  ; 8.387  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.383  ; 9.297  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 8.430  ; 8.398  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.197  ; 9.287  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 7.839  ; 7.705  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 9.593  ; 9.482  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 10.529 ; 10.404 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.839  ; 7.705  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 8.041  ; 7.982  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.706  ; 8.761  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.795  ; 8.756  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 8.427  ; 8.527  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 7.490  ; 7.455  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.902  ; 8.748  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 10.235 ; 10.161 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.646  ; 8.644  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 7.490  ; 7.455  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 7.745  ; 7.599  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.881  ; 7.798  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.924  ; 7.999  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 7.991  ; 7.929  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 8.787  ; 8.711  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 8.515  ; 8.401  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.991  ; 7.929  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 8.325  ; 8.293  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.446  ; 8.290  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 9.576  ; 9.595  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 8.803  ; 8.954  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 7.554  ; 7.472  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 8.385  ; 8.249  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.800  ; 7.776  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 7.901  ; 7.829  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 8.181  ; 8.102  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 7.554  ; 7.472  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 8.424  ; 8.285  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.750  ; 8.819  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 9.693  ; 9.959  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.469 ; 12.499 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.693  ; 9.959  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 11.036 ; 11.227 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 11.617 ; 11.715 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 9.097  ; 9.338  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 11.022 ; 11.159 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 10.551 ; 10.758 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 10.949 ; 11.067 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 10.794 ; 10.992 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.555 ; 10.621 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 10.126 ; 10.279 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 9.097  ; 9.338  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 10.111 ; 10.256 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.274 ; 12.895 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.195 ; 3.118 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.220 ; 3.143 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.215 ; 3.138 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.225 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.183 ; 3.106 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.225 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.203 ; 3.126 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.219 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.211 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.211 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.181 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.234 ; 3.157 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.716 ; 2.639 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.739 ; 2.662 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.750 ; 2.673 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.735 ; 2.658 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.750 ; 2.673 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.747 ; 2.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.747 ; 2.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.733 ; 2.656 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.733 ; 2.656 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.744 ; 2.667 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.704 ; 2.627 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744 ; 2.667 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.728 ; 2.651 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.733 ; 2.656 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.723 ; 2.646 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.738 ; 2.661 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.730 ; 2.653 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.730 ; 2.653 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.702 ; 2.625 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.728 ; 2.651 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.733 ; 2.656 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.753 ; 2.676 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.211     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.206     ; 3.283     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.174     ; 3.251     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.210     ; 3.287     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.202     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.202     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.225     ; 3.302     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.705     ; 2.782     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.728     ; 2.805     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.739     ; 2.816     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.724     ; 2.801     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.739     ; 2.816     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.736     ; 2.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.736     ; 2.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.722     ; 2.799     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.722     ; 2.799     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.693     ; 2.770     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.717     ; 2.794     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.722     ; 2.799     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.712     ; 2.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.727     ; 2.804     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.719     ; 2.796     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.719     ; 2.796     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.691     ; 2.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.717     ; 2.794     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.722     ; 2.799     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.742     ; 2.819     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.500 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.998       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.854                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.129       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.725       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.992                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.022       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 34.871                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.839       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.032       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.004                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.797       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.207       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.969       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.217       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.376                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.148       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.228       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 36.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.066       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 37.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.964       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.953       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 37.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.150       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.813       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.128       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.117       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 196.785                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.131       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.654       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.754                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.149       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.605       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 101.02 MHz ; 101.02 MHz      ; CLOCK_50            ;      ;
; 173.79 MHz ; 173.79 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 10.101 ; 0.000         ;
; altera_reserved_tck ; 47.123 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.336 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.427 ; 0.000         ;
; altera_reserved_tck ; 48.427 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.119 ; 0.000         ;
; CLOCK_50            ; 3.113 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.645  ; 0.000             ;
; altera_reserved_tck ; 49.577 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.101 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 9.663      ;
; 10.132 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 9.641      ;
; 10.143 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 9.656      ;
; 10.205 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.580      ;
; 10.268 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 9.487      ;
; 10.338 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.423      ;
; 10.364 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.406      ;
; 10.374 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.382      ;
; 10.406 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.399      ;
; 10.417 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.350      ;
; 10.438 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.521      ;
; 10.439 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.520      ;
; 10.448 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.337      ;
; 10.450 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 9.359      ;
; 10.461 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 9.318      ;
; 10.468 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.323      ;
; 10.482 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.303      ;
; 10.484 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.286      ;
; 10.484 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.286      ;
; 10.501 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.266      ;
; 10.510 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 9.264      ;
; 10.526 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.279      ;
; 10.526 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.279      ;
; 10.526 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.244      ;
; 10.536 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.225      ;
; 10.538 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 9.210      ;
; 10.547 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.412      ;
; 10.548 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.411      ;
; 10.551 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.408      ;
; 10.552 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.407      ;
; 10.567 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 9.188      ;
; 10.568 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.237      ;
; 10.577 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 9.202      ;
; 10.577 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.193      ;
; 10.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.381      ;
; 10.583 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 9.196      ;
; 10.583 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 9.196      ;
; 10.585 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 9.194      ;
; 10.588 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.203      ;
; 10.588 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.203      ;
; 10.593 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.366      ;
; 10.594 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.365      ;
; 10.598 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.169      ;
; 10.601 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.166      ;
; 10.603 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.175      ;
; 10.603 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.356      ;
; 10.609 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.160      ;
; 10.619 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.186      ;
; 10.624 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 9.136      ;
; 10.630 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.161      ;
; 10.637 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.125      ;
; 10.639 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.117      ;
; 10.651 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 9.153      ;
; 10.654 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 9.120      ;
; 10.656 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.154      ;
; 10.656 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.105      ;
; 10.656 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.105      ;
; 10.675 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.105      ;
; 10.680 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 9.093      ;
; 10.681 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.110      ;
; 10.683 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.237      ;
; 10.687 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.272      ;
; 10.691 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.268      ;
; 10.698 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.063      ;
; 10.700 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 9.073      ;
; 10.706 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.253      ;
; 10.707 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.252      ;
; 10.711 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.080      ;
; 10.712 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 9.092      ;
; 10.712 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.247      ;
; 10.713 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.077      ;
; 10.713 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 9.102      ;
; 10.716 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.243      ;
; 10.719 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 9.042      ;
; 10.721 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.046      ;
; 10.721 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.046      ;
; 10.730 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 9.000      ;
; 10.733 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.226      ;
; 10.739 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 9.021      ;
; 10.745 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.040      ;
; 10.745 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.046      ;
; 10.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 8.977      ;
; 10.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 8.977      ;
; 10.757 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.005      ;
; 10.757 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.005      ;
; 10.758 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.201      ;
; 10.759 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 9.030      ;
; 10.763 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 9.004      ;
; 10.764 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 9.009      ;
; 10.770 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.000      ;
; 10.771 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 8.977      ;
; 10.784 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.986      ;
; 10.789 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.933      ;
; 10.789 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.933      ;
; 10.791 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 8.923      ;
; 10.792 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.128      ;
; 10.796 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.124      ;
; 10.799 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 8.963      ;
; 10.800 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 8.973      ;
; 10.800 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 8.973      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.058      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.006      ;
; 47.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.506      ;
; 47.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.477      ;
; 47.703 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.460      ;
; 47.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 2.477      ;
; 47.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.355      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.271      ;
; 47.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.239      ;
; 47.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.200      ;
; 47.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.198      ;
; 48.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.147      ;
; 48.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.136      ;
; 48.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.144      ;
; 48.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.103      ;
; 48.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.918      ;
; 48.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 1.744      ;
; 49.149 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.013      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.793      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.787      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.748      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.616      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.610      ;
; 95.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.269      ;
; 95.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.269      ;
; 95.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.269      ;
; 95.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.269      ;
; 95.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.269      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.181      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.175      ;
; 95.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.107      ;
; 95.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.107      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.342 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.947      ;
; 0.346 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.949      ;
; 0.348 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.951      ;
; 0.348 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.608      ;
; 0.350 ; io_module:io_module0|key[43]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.946      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; io_module:io_module0|state.READ_KEY_15                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_15                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.955      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.960      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                           ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_6                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_6                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_5                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_5                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.WAIT                                                                                                                                                                        ; aes_controller:aes_controller0|state.WAIT                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                                                     ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.READY                                                                                                                                                                       ; aes_controller:aes_controller0|state.READY                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_14                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_14                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_13                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_13                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_12                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_12                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_11                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_11                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                                                            ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_10                                                                                                                                                                           ; io_module:io_module0|state.READ_KEY_10                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_9                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_9                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_8                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_8                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_7                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_7                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_7                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_6                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_5                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_5                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_5                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_5                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_4                                                                                                                                                                             ; io_module:io_module0|state.ACK_KEY_4                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.624      ;
; 0.381 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.387 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.646      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.410 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.657      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.668      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.750      ;
; 0.513 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.515 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.516 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.516 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.768      ;
; 0.527 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.536 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.779      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.796      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.427 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.517      ;
; 14.427 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.512      ;
; 14.427 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.512      ;
; 14.427 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.517      ;
; 14.427 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.428 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.512      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.522      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.522      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.522      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.522      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.522      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.505      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.505      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.505      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.505      ;
; 14.429 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.437 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.505      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.600 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 5.558      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.153      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.153      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.153      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.153      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 5.147      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 5.147      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 5.147      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 5.147      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 5.147      ;
; 14.739 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:led|data_out[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.155      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.153      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.149      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.163      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.157      ;
; 14.749 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.151      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 5.151      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:led|data_out[3]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.141      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:led|data_out[1]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.141      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[7]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[6]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[5]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[4]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[3]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[2]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[1]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[0]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.149      ;
; 14.750 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.150      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.738      ;
; 48.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.738      ;
; 48.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.698      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.008      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.898      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.891      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.756      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.750      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.750      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.750      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.750      ;
; 98.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.738      ;
; 98.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.738      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.728      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.734      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.713      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.696      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.696      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.696      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.696      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.696      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
; 98.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.456      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.360      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.368  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.624      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.380  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.633      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.651      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.651      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.651      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.651      ;
; 1.402  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.648      ;
; 1.402  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.648      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.658      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.812      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.612  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.862      ;
; 51.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.308      ; 1.598      ;
; 51.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.296      ; 1.648      ;
; 51.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.296      ; 1.648      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.113 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.766      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.140 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 3.775      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.763      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.760      ;
; 3.519 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.762      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_valid                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.764      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.764      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.764      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.764      ;
; 3.520 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.760      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.781      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.783      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.783      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.783      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.783      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.783      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.781      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.780      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000100                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.779      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.781      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.781      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000010                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.779      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|f_pop                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.782      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.001000000                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.778      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.782      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.100000000                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.779      ;
; 3.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.779      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing16|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.659 ; 9.892        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.659 ; 9.892        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.577 ; 49.795       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ;
; 49.578 ; 49.796       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ;
; 49.578 ; 49.796       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10] ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11] ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12] ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13] ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]  ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ;
; 49.620 ; 49.806       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                     ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                     ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                               ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                               ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                               ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                               ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                               ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                   ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                         ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                         ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                         ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                         ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                         ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                             ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.206 ; 1.289 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.134 ; 1.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.151 ; 1.234 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.161 ; 1.244 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.180 ; 1.263 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.181 ; 1.264 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.160 ; 1.243 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.206 ; 1.289 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.272 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.181 ; 1.264 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.129 ; 1.212 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.142 ; 1.225 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.139 ; 1.222 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.121 ; 1.204 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.095 ; 1.178 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.106 ; 1.189 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.108 ; 1.191 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 5.505 ; 5.714 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 5.505 ; 5.714 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.534 ; 3.810 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.451 ; 8.417 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.527 ; -0.610 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.593 ; -0.676 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.600 ; -0.683 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.567 ; -0.650 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.590 ; -0.673 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.600 ; -0.683 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.568 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.585 ; -0.668 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.678 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.613 ; -0.696 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.593 ; -0.676 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.640 ; -0.723 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.623 ; -0.706 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.615 ; -0.698 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.563 ; -0.646 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.573 ; -0.656 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.576 ; -0.659 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.605 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.573 ; -0.656 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.560 ; -0.643 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.555 ; -0.638 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.527 ; -0.610 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.557 ; -0.640 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.557 ; -0.640 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.621 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.540 ; -0.623 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.568 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.585 ; -0.668 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -4.229 ; -4.478 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -4.229 ; -4.478 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.595 ; -0.824 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.391 ; -1.525 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.082  ; 3.055  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.059  ; 3.032  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.001  ; 2.974  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.888  ; 2.884  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.082  ; 3.055  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.011  ; 2.984  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.027  ; 3.000  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.925  ; 2.921  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.951  ; 2.947  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.024  ; 2.997  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.961  ; 2.957  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.052  ; 3.025  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.037  ; 3.010  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.898  ; 2.894  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.018  ; 2.991  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.078  ; 3.051  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.114  ; 3.087  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.034  ; 3.007  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.087  ; 3.060  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.080  ; 3.053  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.097  ; 3.070  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.107  ; 3.080  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.099  ; 3.072  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.062  ; 3.035  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.072  ; 3.045  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.114  ; 3.087  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.094  ; 3.067  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.107  ; 3.080  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.958  ; 2.954  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.092  ; 3.065  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.044  ; 3.017  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.034  ; 3.007  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.070  ; 3.043  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.022  ; 2.995  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.054  ; 3.027  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.027  ; 3.000  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.032  ; 3.005  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.067  ; 3.040  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.099  ; 3.072  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.102  ; 3.075  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.092  ; 3.065  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.092  ; 3.065  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.028  ; 3.001  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.054  ; 3.027  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.936  ; 2.932  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.037  ; 3.010  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.014  ; 2.987  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 9.773  ; 9.560  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.806  ; 8.651  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 9.228  ; 9.215  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.773  ; 9.560  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.141  ; 7.991  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.317  ; 8.153  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 9.383  ; 9.312  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 9.128  ; 9.199  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 9.332  ; 9.193  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.188  ; 8.002  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 7.434  ; 7.341  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.029  ; 7.841  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 7.921  ; 7.774  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.492  ; 8.193  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 9.332  ; 9.193  ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 8.586  ; 8.619  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 7.888  ; 7.765  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 7.603  ; 7.470  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 7.729  ; 7.633  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 7.888  ; 7.765  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 7.821  ; 7.644  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.793  ; 7.611  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.769  ; 7.587  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 7.428  ; 7.526  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 9.814  ; 9.735  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 7.722  ; 7.560  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.087  ; 7.927  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 9.814  ; 9.735  ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 8.699  ; 8.523  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.538  ; 9.286  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 8.572  ; 8.444  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.291  ; 9.456  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 10.279 ; 10.096 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 9.419  ; 9.213  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 10.279 ; 10.096 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.645  ; 7.552  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 7.918  ; 7.817  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.556  ; 8.472  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.653  ; 8.436  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 8.229  ; 8.360  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 9.905  ; 9.704  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.757  ; 8.511  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.905  ; 9.704  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.498  ; 8.420  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 7.388  ; 7.322  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 7.520  ; 7.448  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.725  ; 7.646  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.784  ; 7.875  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 9.241  ; 9.191  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 8.601  ; 8.463  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 8.331  ; 8.177  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.814  ; 7.752  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 8.148  ; 8.087  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.234  ; 8.048  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 9.241  ; 9.191  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 8.554  ; 8.770  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 8.551  ; 8.635  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 8.259  ; 8.060  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.646  ; 7.543  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 7.796  ; 7.666  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 8.065  ; 7.912  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 7.444  ; 7.339  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 8.245  ; 8.096  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.551  ; 8.635  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 12.580 ; 12.523 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 11.850 ; 11.675 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.160  ; 9.270  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 12.580 ; 12.523 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 11.168 ; 11.017 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 10.444 ; 10.408 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 10.444 ; 10.408 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 9.986  ; 10.021 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 10.368 ; 10.313 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 10.226 ; 10.237 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.987  ; 9.893  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.575  ; 9.570  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 8.575  ; 8.701  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.570  ; 9.562  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.550 ; 14.102 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.462  ; 2.457  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.630  ; 2.602  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.575  ; 2.547  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.462  ; 2.457  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.654  ; 2.626  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.585  ; 2.557  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.523  ; 2.518  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.532  ; 2.527  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.625  ; 2.597  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.610  ; 2.582  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.472  ; 2.467  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.472  ; 2.467  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.629  ; 2.601  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.649  ; 2.621  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.653  ; 2.625  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.662  ; 2.634  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.659  ; 2.631  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.635  ; 2.607  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.645  ; 2.617  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.686  ; 2.658  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.605  ; 2.577  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.666  ; 2.638  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.680  ; 2.652  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.665  ; 2.637  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.617  ; 2.589  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.642  ; 2.614  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.627  ; 2.599  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.605  ; 2.577  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.631  ; 2.603  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.638  ; 2.610  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.674  ; 2.646  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.601  ; 2.573  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.588  ; 2.560  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.484  ; 7.349  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.124  ; 7.979  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 8.617  ; 8.625  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.086  ; 8.897  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 7.484  ; 7.349  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 7.654  ; 7.488  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.704  ; 8.666  ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 8.412  ; 8.564  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 6.858  ; 6.732  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 7.546  ; 7.382  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 6.858  ; 6.732  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 7.431  ; 7.185  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 7.295  ; 7.107  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 7.842  ; 7.683  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 8.656  ; 8.604  ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 7.950  ; 8.009  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 6.788  ; 6.836  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 6.953  ; 6.836  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 7.120  ; 6.966  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 7.298  ; 7.108  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 7.157  ; 7.006  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.128  ; 7.039  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.113  ; 7.004  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 6.788  ; 6.920  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 6.778  ; 6.626  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 6.778  ; 6.626  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.132  ; 6.955  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 8.913  ; 8.742  ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 7.709  ; 7.507  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 8.517  ; 8.340  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 7.628  ; 7.519  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.242  ; 8.433  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 7.067  ; 6.912  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 8.708  ; 8.499  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 9.578  ; 9.333  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.067  ; 6.912  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 7.268  ; 7.165  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 7.881  ; 7.851  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 7.960  ; 7.840  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 7.555  ; 7.711  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 6.749  ; 6.690  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.067  ; 7.847  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.228  ; 9.042  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 7.824  ; 7.747  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 6.749  ; 6.690  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 6.977  ; 6.812  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.113  ; 6.993  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.111  ; 7.227  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 7.213  ; 7.127  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 7.957  ; 7.824  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 7.700  ; 7.554  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.213  ; 7.127  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 7.525  ; 7.452  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 7.618  ; 7.448  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 8.615  ; 8.556  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 7.907  ; 8.116  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 6.811  ; 6.697  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 7.578  ; 7.392  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.036  ; 6.957  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 7.137  ; 7.020  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 7.399  ; 7.260  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 6.811  ; 6.697  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 7.621  ; 7.432  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 7.849  ; 7.989  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 8.818  ; 8.924  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 11.400 ; 11.231 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 8.818  ; 8.924  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.008 ; 10.135 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.597 ; 10.528 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.258  ; 8.378  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 10.053 ; 10.018 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 9.611  ; 9.644  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.979  ; 9.924  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 9.842  ; 9.851  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.613  ; 9.521  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.217  ; 9.211  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 8.258  ; 8.378  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.213  ; 9.205  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.179 ; 11.731 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.820 ; 2.765 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.925 ; 2.837 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.952 ; 2.864 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.961 ; 2.873 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.948 ; 2.860 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.961 ; 2.873 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.958 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.958 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.943 ; 2.855 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.943 ; 2.855 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.955 ; 2.867 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.912 ; 2.824 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.955 ; 2.867 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.938 ; 2.850 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.820 ; 2.765 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.943 ; 2.855 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.945 ; 2.857 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.935 ; 2.847 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.951 ; 2.863 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.913 ; 2.825 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.945 ; 2.857 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.938 ; 2.850 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.943 ; 2.855 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.968 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.963 ; 2.875 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.527 ; 2.439 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.523 ; 2.435 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.519 ; 2.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.519 ; 2.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.519 ; 2.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.521 ; 2.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.510 ; 2.422 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.521 ; 2.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.519 ; 2.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.542 ; 2.454 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.538 ; 2.450 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.832     ; 2.887     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.904     ; 2.992     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.931     ; 3.019     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.940     ; 3.028     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.927     ; 3.015     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.940     ; 3.028     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.937     ; 3.025     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.937     ; 3.025     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.922     ; 3.010     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.922     ; 3.010     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.934     ; 3.022     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.891     ; 2.979     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.934     ; 3.022     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.917     ; 3.005     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.832     ; 2.887     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.922     ; 3.010     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.924     ; 3.012     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.914     ; 3.002     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.930     ; 3.018     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.892     ; 2.980     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.924     ; 3.012     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.917     ; 3.005     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.922     ; 3.010     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.947     ; 3.035     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.942     ; 3.030     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.503     ; 2.591     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.499     ; 2.587     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.495     ; 2.583     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.495     ; 2.583     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.495     ; 2.583     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.497     ; 2.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.497     ; 2.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.495     ; 2.583     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.518     ; 2.606     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.514     ; 2.602     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.048 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.048                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.106       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.942       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.426                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.218       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.208       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.473                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.410       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.364                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.962       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.402       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.492                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.914       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.563                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.501       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.237       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.520       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 36.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.064       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.304       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.068       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.059       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.239       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.936       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.218       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.209       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.096                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.220       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.876       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.972                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.237       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.735       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.391 ; 0.000         ;
; altera_reserved_tck ; 48.623 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.135 ; 0.000         ;
; altera_reserved_tck ; 0.179 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.612 ; 0.000         ;
; altera_reserved_tck ; 49.299 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.567 ; 0.000         ;
; CLOCK_50            ; 1.830 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.358  ; 0.000             ;
; altera_reserved_tck ; 49.472 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.391 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.476      ;
; 14.415 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.479      ;
; 14.448 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.430      ;
; 14.519 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.330      ;
; 14.533 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.335      ;
; 14.536 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.322      ;
; 14.568 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.288      ;
; 14.589 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.281      ;
; 14.607 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.271      ;
; 14.613 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.264      ;
; 14.637 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.267      ;
; 14.640 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.238      ;
; 14.646 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.258      ;
; 14.652 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.211      ;
; 14.660 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.210      ;
; 14.670 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.218      ;
; 14.681 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.196      ;
; 14.682 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.195      ;
; 14.693 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 5.149      ;
; 14.696 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.181      ;
; 14.697 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.180      ;
; 14.698 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.179      ;
; 14.701 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.148      ;
; 14.705 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.158      ;
; 14.705 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.199      ;
; 14.711 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.147      ;
; 14.720 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.154      ;
; 14.720 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.184      ;
; 14.721 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.183      ;
; 14.722 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.182      ;
; 14.732 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.141      ;
; 14.736 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.169      ;
; 14.738 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.150      ;
; 14.741 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.118      ;
; 14.744 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.157      ;
; 14.753 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.135      ;
; 14.754 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.134      ;
; 14.755 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.123      ;
; 14.755 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.133      ;
; 14.758 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.110      ;
; 14.771 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.097      ;
; 14.774 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.103      ;
; 14.777 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.108      ;
; 14.781 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.074      ;
; 14.790 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.076      ;
; 14.793 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.057      ;
; 14.793 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.057      ;
; 14.800 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.078      ;
; 14.805 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 5.037      ;
; 14.809 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.050      ;
; 14.811 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.069      ;
; 14.823 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.024      ;
; 14.823 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.024      ;
; 14.823 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.055      ;
; 14.824 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.035      ;
; 14.825 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.034      ;
; 14.826 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.012      ;
; 14.826 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.042      ;
; 14.826 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.033      ;
; 14.829 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.059      ;
; 14.838 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.011      ;
; 14.838 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.039      ;
; 14.838 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.040      ;
; 14.839 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.039      ;
; 14.840 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.038      ;
; 14.841 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.027      ;
; 14.842 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.041      ;
; 14.842 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.026      ;
; 14.843 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.025      ;
; 14.848 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.008      ;
; 14.858 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.008      ;
; 14.861 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.044      ;
; 14.862 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.013      ;
; 14.862 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.026      ;
; 14.862 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.042      ;
; 14.865 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.033      ;
; 14.865 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.000      ;
; 14.867 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.010      ;
; 14.867 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.010      ;
; 14.868 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.046      ;
; 14.870 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.106      ;
; 14.871 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.105      ;
; 14.873 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.994      ;
; 14.873 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.993      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.992      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.999      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.075      ;
; 14.875 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.991      ;
; 14.879 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.001      ;
; 14.881 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.996      ;
; 14.882 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.994      ;
; 14.882 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.994      ;
; 14.882 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.998      ;
; 14.883 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.022      ;
; 14.889 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.988      ;
; 14.891 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.013      ;
; 14.891 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.013      ;
; 14.894 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.986      ;
; 14.895 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.985      ;
; 14.895 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.993      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.670      ;
; 48.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.659      ;
; 48.902 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.373      ;
; 48.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.365      ;
; 48.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.370      ;
; 48.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.335      ;
; 49.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.285      ;
; 49.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.229      ;
; 49.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.210      ;
; 49.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.195      ;
; 49.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.177      ;
; 49.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.178      ;
; 49.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.174      ;
; 49.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.159      ;
; 49.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.101      ;
; 49.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.020      ;
; 49.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.990      ;
; 49.759 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.519      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.677      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.673      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.573      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.569      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.536      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.532      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.396      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.396      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.396      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.396      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.396      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.320      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.316      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.280      ;
; 97.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.273      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.249      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.228      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.228      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.477      ;
; 0.138 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.478      ;
; 0.140 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.480      ;
; 0.141 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.483      ;
; 0.144 ; io_module:io_module0|key[31]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.486      ;
; 0.144 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.484      ;
; 0.145 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.487      ;
; 0.146 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.488      ;
; 0.146 ; io_module:io_module0|key[43]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.489      ;
; 0.148 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.488      ;
; 0.149 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.491      ;
; 0.152 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.155 ; io_module:io_module0|key[30]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.495      ;
; 0.157 ; io_module:io_module0|key[18]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.161 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.503      ;
; 0.164 ; io_module:io_module0|key[28]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.506      ;
; 0.165 ; io_module:io_module0|key[1]                                                                                                                                                                                      ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.493      ;
; 0.172 ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_6                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                            ; io_module:io_module0|state.READ_KEY_0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; io_module:io_module0|key[27]                                                                                                                                                                                     ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.538      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                                                            ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                                                          ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                                                            ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                                                          ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                                                             ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                                                           ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                           ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_15                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_14                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_13                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_12                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_11                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                            ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                           ; io_module:io_module0|state.READ_MSG_10                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_9                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_8                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                            ; io_module:io_module0|state.READ_MSG_7                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                             ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
; 0.211 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.336      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.339      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.339      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.339      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.339      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.339      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.612 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.345      ;
; 16.613 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.355      ;
; 16.613 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.355      ;
; 16.613 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.355      ;
; 16.613 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.355      ;
; 16.613 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.355      ;
; 16.614 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.348      ;
; 16.614 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.343      ;
; 16.614 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.343      ;
; 16.614 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.348      ;
; 16.614 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.343      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.340      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.740 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 3.349      ;
; 16.795 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.134      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.131      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.131      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.131      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.131      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.125      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.125      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.125      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.125      ;
; 16.796 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.125      ;
; 16.801 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.141      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.130      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:led|data_out[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.127      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[7]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[6]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[5]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[4]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[3]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[2]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[1]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_led:to_hw_port|data_out[0]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.128      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.127      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.125      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.129      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.133      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.135      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.131      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.127      ;
; 16.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.127      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.982      ;
; 49.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.982      ;
; 49.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 0.955      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.138      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.073      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.996      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.985      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.985      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.985      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.985      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.982      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.982      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.978      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 99.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.963      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.812      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.690      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.842      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.842      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.842      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.842      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.842      ;
; 0.712  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.838      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.850      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.858      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.858      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.858      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.858      ;
; 0.732  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.861      ;
; 0.732  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.861      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.737  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.866      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.933      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.938      ;
; 0.838  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.975      ;
; 50.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.375      ; 0.845      ;
; 50.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.363      ; 0.861      ;
; 50.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.363      ; 0.861      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.830 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.151      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 1.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.159      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.152      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.150      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.149      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.151      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_valid                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.153      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.153      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.153      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.153      ;
; 2.028 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 2.148      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|rd_valid[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.041 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.001                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.168      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.172      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.172      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.172      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.172      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.172      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.171      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.169      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.171      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.171      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.171      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.164      ;
; 2.042 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.160      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                        ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                          ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                               ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~38                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~39                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~40                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~41                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~46                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~47                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~50                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~53                                                            ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                         ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                          ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                               ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                               ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                               ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                               ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[12]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[1]                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[22]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[23]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[24]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[25]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[26]                                          ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~129                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~140                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~145                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~147                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~148                                                           ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~150                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.498 ; 49.682       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.498 ; 49.682       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.498 ; 49.682       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.679 ; 1.058 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.669 ; 1.048 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.670 ; 1.049 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.697 ; 1.076 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.715 ; 1.094 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.717 ; 1.096 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.683 ; 1.062 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.673 ; 1.052 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.670 ; 1.049 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.640 ; 1.019 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.643 ; 1.022 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.670 ; 1.049 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 2.886 ; 3.809 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 2.886 ; 3.809 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.550 ; 1.744 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.624 ; 3.888 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.737 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.761 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.727 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.750 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.760 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.774 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.776 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.801 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.719 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.363 ; -0.742 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.353 ; -0.732 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.716 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.701 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.745 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.190 ; -3.038 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.190 ; -3.038 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.098 ; -0.261 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.176 ; -0.417 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736 ; 1.755 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.674 ; 1.673 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746 ; 1.765 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.761 ; 1.780 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.712 ; 1.711 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737 ; 1.736 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.747 ; 1.746 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785 ; 1.804 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.684 ; 1.683 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753 ; 1.772 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.420 ; 0.851 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.812 ; 1.831 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.848 ; 1.867 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770 ; 1.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.821 ; 1.840 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.832 ; 1.851 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.842 ; 1.861 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795 ; 1.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805 ; 1.824 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.848 ; 1.867 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.828 ; 1.847 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.841 ; 1.860 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746 ; 1.745 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.783 ; 1.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.809 ; 1.828 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.800 ; 1.819 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.790 ; 1.809 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765 ; 1.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.794 ; 1.813 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.803 ; 1.822 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.801 ; 1.820 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.837 ; 1.856 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.763 ; 1.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.791 ; 1.810 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.726 ; 1.725 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748 ; 1.767 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 5.676 ; 5.839 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 5.061 ; 5.228 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.595 ; 5.775 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.556 ; 5.795 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.714 ; 4.822 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.800 ; 4.921 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.676 ; 5.839 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.513 ; 5.268 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 5.583 ; 5.731 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.690 ; 4.802 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 4.308 ; 4.411 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.614 ; 4.718 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.561 ; 4.677 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.847 ; 4.924 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 5.583 ; 5.731 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.367 ; 5.235 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.574 ; 4.680 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.420 ; 4.504 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.468 ; 4.588 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.574 ; 4.680 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 4.513 ; 4.596 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.495 ; 4.579 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.492 ; 4.566 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 4.472 ; 4.378 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 5.894 ; 6.098 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 4.449 ; 4.530 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.579 ; 4.749 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 5.894 ; 6.098 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 4.966 ; 5.074 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 5.446 ; 5.625 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 4.946 ; 5.051 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 5.571 ; 5.408 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 5.810 ; 6.101 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 5.361 ; 5.556 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 5.810 ; 6.101 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.457 ; 4.536 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 4.614 ; 4.705 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.930 ; 5.104 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.951 ; 5.074 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 4.932 ; 4.798 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 5.885 ; 6.078 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 5.004 ; 5.137 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.885 ; 6.078 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.898 ; 5.060 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 4.325 ; 4.406 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.377 ; 4.476 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.481 ; 4.588 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.682 ; 4.564 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 5.610 ; 5.745 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 4.978 ; 5.086 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.838 ; 4.918 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.576 ; 4.612 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.759 ; 4.851 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.705 ; 4.834 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.610 ; 5.745 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 5.146 ; 5.047 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 5.150 ; 4.962 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 4.727 ; 4.826 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 4.407 ; 4.506 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.525 ; 4.598 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 4.657 ; 4.753 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 4.325 ; 4.388 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 4.728 ; 4.868 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 5.150 ; 4.962 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 7.177 ; 7.411 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.726 ; 7.211 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.303 ; 5.666 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 7.177 ; 7.411 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.405 ; 6.769 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 6.001 ; 6.416 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.001 ; 6.416 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 5.745 ; 6.152 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.924 ; 6.340 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.860 ; 6.272 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.701 ; 6.073 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.517 ; 5.872 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 5.019 ; 5.345 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 5.510 ; 5.882 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.420 ; 0.851 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.856 ; 8.147 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.531 ; 1.551 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557 ; 1.577 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.578 ; 1.598 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.541 ; 1.561 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.551 ; 1.571 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593 ; 1.613 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573 ; 1.593 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.528 ; 1.548 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.535 ; 1.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.548 ; 1.568 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.578 ; 1.598 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.339 ; 4.461 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.670 ; 4.848 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.241 ; 5.451 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.166 ; 5.415 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.339 ; 4.461 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.417 ; 4.542 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.281 ; 5.475 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.108 ; 4.906 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 3.980 ; 4.073 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.329 ; 4.453 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 3.980 ; 4.073 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.286 ; 4.353 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.207 ; 4.307 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.482 ; 4.671 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 5.199 ; 5.410 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.017 ; 4.889 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.046 ; 4.028 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.046 ; 4.149 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.116 ; 4.213 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.244 ; 4.311 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 4.129 ; 4.238 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.111 ; 4.268 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.111 ; 4.253 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 4.117 ; 4.028 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 3.915 ; 3.993 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 3.915 ; 3.993 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.107 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 5.386 ; 5.515 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 4.385 ; 4.506 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 4.866 ; 5.082 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 4.393 ; 4.551 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.984 ; 4.803 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 4.139 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 4.954 ; 5.153 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 5.408 ; 5.671 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.139 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 4.236 ; 4.344 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.541 ; 4.763 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.555 ; 4.748 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 4.555 ; 4.427 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 3.955 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.610 ; 4.746 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.498 ; 5.687 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.505 ; 4.676 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 3.955 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.075 ; 4.108 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.119 ; 4.209 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.302 ; 4.189 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 4.145 ; 4.207 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 4.528 ; 4.634 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.397 ; 4.478 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.145 ; 4.207 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.320 ; 4.411 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.406 ; 4.395 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.181 ; 5.303 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 4.688 ; 4.590 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 3.959 ; 4.026 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 4.334 ; 4.448 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 4.054 ; 4.185 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.140 ; 4.238 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 4.275 ; 4.388 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 3.959 ; 4.026 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 4.373 ; 4.494 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.753 ; 4.587 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.118 ; 5.466 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.484 ; 6.949 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.118 ; 5.466 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.809 ; 6.035 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.075 ; 6.493 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.846 ; 5.160 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 5.791 ; 6.189 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 5.542 ; 5.933 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.714 ; 6.114 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.652 ; 6.048 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.500 ; 5.858 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.324 ; 5.664 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 4.846 ; 5.160 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 5.317 ; 5.674 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.617 ; 6.914 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.738 ; 1.737 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.734 ; 1.733 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.699 ; 1.698 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.742 ; 1.741 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.733 ; 1.732 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.733 ; 1.732 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.729 ; 1.728 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.750 ; 1.749 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.484 ; 1.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.480 ; 1.479 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.446 ; 1.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.482 ; 1.481 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.479 ; 1.478 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.479 ; 1.478 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.482 ; 1.481 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.499 ; 1.498 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.495 ; 1.494 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.769     ; 1.770     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.765     ; 1.766     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.730     ; 1.731     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.773     ; 1.774     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.764     ; 1.765     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.764     ; 1.765     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.760     ; 1.761     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.781     ; 1.782     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.514     ; 1.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.510     ; 1.511     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.476     ; 1.477     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.512     ; 1.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.509     ; 1.510     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.509     ; 1.510     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.512     ; 1.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.529     ; 1.530     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.525     ; 1.526     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.721 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.509       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.212       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.463       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.056                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.582       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.474       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.440       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.058       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.432       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.200       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.142       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.592       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.139       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 38.078                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.550       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.011                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.509       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 39.024                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.594       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.430       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.160                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.582       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.471                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.585       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.886       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.942                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.593       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.349       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 9.182  ; 0.135 ; 13.769   ; 0.567   ; 9.358               ;
;  CLOCK_50            ; 9.182  ; 0.135 ; 13.769   ; 1.830   ; 9.358               ;
;  altera_reserved_tck ; 46.828 ; 0.179 ; 48.170   ; 0.567   ; 49.472              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.333 ; 1.437 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.343 ; 1.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.364 ; 1.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.306 ; 1.410 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.317 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.322 ; 1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.330 ; 1.434 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.316 ; 1.420 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.297 ; 1.401 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 6.025 ; 6.505 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 6.025 ; 6.505 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.616 ; 3.841 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.677 ; 8.656 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.610 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.676 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.683 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.650 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.673 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.683 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.668 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.678 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.696 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.676 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.723 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.706 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.698 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.646 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.656 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.354 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.363 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.353 ; -0.659 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.656 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.643 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.638 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.610 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.640 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.640 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.621 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.623 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.668 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.190 ; -3.038 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.190 ; -3.038 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.098 ; -0.261 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.176 ; -0.417 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.339  ; 3.312  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.184  ; 3.154  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.194  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.350  ; 3.323  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.342  ; 3.315  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.385  ; 3.358  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.230  ; 3.200  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.296  ; 3.269  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 10.692 ; 10.660 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.675  ; 9.625  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 10.246 ; 10.325 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 10.692 ; 10.660 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.004  ; 8.900  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 9.176  ; 9.081  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 10.409 ; 10.445 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.166 ; 10.112 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 10.345 ; 10.328 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.036  ; 8.917  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 8.210  ; 8.174  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.847  ; 8.730  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.729  ; 8.654  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 9.337  ; 9.116  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.345 ; 10.328 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 9.629  ; 9.582  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 8.710  ; 8.650  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 8.395  ; 8.326  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.527  ; 8.513  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.710  ; 8.650  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 8.633  ; 8.529  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.598  ; 8.485  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.588  ; 8.447  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 8.267  ; 8.318  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 10.884 ; 10.928 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 8.503  ; 8.443  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.891  ; 8.850  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.884 ; 10.928 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.607  ; 9.481  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.484 ; 10.344 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.487  ; 9.359  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 10.321 ; 10.433 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 11.306 ; 11.239 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 10.382 ; 10.262 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 11.306 ; 11.239 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 8.461  ; 8.400  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 8.763  ; 8.692  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 9.456  ; 9.428  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 9.553  ; 9.407  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 9.162  ; 9.234  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 10.974 ; 10.893 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 9.658  ; 9.482  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 10.974 ; 10.893 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.395  ; 9.380  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.189  ; 8.142  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 8.328  ; 8.303  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.551  ; 8.510  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 8.658  ; 8.706  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 10.290 ; 10.268 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 9.479  ; 9.426  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 9.194  ; 9.119  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.691  ; 8.599  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.020  ; 8.989  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 9.038  ; 8.987  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 10.290 ; 10.268 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 9.523  ; 9.658  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 9.517  ; 9.537  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 9.129  ; 8.976  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 8.469  ; 8.403  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 8.633  ; 8.535  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 8.909  ; 8.821  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 8.245  ; 8.182  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 9.105  ; 9.016  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 9.517  ; 9.537  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 13.806 ; 13.858 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.941 ; 12.974 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.049 ; 10.328 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 13.806 ; 13.858 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 12.236 ; 12.230 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 11.431 ; 11.576 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 11.431 ; 11.576 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 10.944 ; 11.161 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 11.358 ; 11.482 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 11.196 ; 11.404 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.947 ; 11.018 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 10.500 ; 10.661 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 9.428  ; 9.680  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 10.484 ; 10.636 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.688 ; 15.306 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.531 ; 1.551 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557 ; 1.577 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.578 ; 1.598 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.541 ; 1.561 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.551 ; 1.571 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593 ; 1.613 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573 ; 1.593 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.528 ; 1.548 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.535 ; 1.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.548 ; 1.568 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.578 ; 1.598 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.339 ; 4.461 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.670 ; 4.848 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.241 ; 5.451 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.166 ; 5.415 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.339 ; 4.461 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.417 ; 4.542 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 5.281 ; 5.475 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.108 ; 4.906 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 3.980 ; 4.073 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.329 ; 4.453 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 3.980 ; 4.073 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.286 ; 4.353 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.207 ; 4.307 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.482 ; 4.671 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 5.199 ; 5.410 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.017 ; 4.889 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.046 ; 4.028 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.046 ; 4.149 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.116 ; 4.213 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.244 ; 4.311 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 4.129 ; 4.238 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.111 ; 4.268 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.111 ; 4.253 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 4.117 ; 4.028 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 3.915 ; 3.993 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 3.915 ; 3.993 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.107 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 5.386 ; 5.515 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 4.385 ; 4.506 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 4.866 ; 5.082 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 4.393 ; 4.551 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.984 ; 4.803 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 4.139 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 4.954 ; 5.153 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 5.408 ; 5.671 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.139 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 4.236 ; 4.344 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.541 ; 4.763 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.555 ; 4.748 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 4.555 ; 4.427 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 3.955 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.610 ; 4.746 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.498 ; 5.687 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.505 ; 4.676 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 3.955 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.075 ; 4.108 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.119 ; 4.209 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.302 ; 4.189 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 4.145 ; 4.207 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 4.528 ; 4.634 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.397 ; 4.478 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.145 ; 4.207 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.320 ; 4.411 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.406 ; 4.395 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.181 ; 5.303 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 4.688 ; 4.590 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 3.959 ; 4.026 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 4.334 ; 4.448 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 4.054 ; 4.185 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.140 ; 4.238 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 4.275 ; 4.388 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 3.959 ; 4.026 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 4.373 ; 4.494 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.753 ; 4.587 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.118 ; 5.466 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.484 ; 6.949 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.118 ; 5.466 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.809 ; 6.035 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.075 ; 6.493 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.846 ; 5.160 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 5.791 ; 6.189 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 5.542 ; 5.933 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.714 ; 6.114 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.652 ; 6.048 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.500 ; 5.858 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.324 ; 5.664 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 4.846 ; 5.160 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 5.317 ; 5.674 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.617 ; 6.914 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 73090      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 73090      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1248     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1248     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 571   ; 571  ;
; Unconstrained Output Ports      ; 125   ; 125  ;
; Unconstrained Output Port Paths ; 374   ; 374  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Apr 09 05:43:34 2015
Info: Command: quartus_sta lab9 -c lab9
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored
Warning (20013): Ignored assignments for entity "lab8_usb" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8_usb -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 672 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'lab9.sdc'
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|altpll_0|sd1|pll|clk[0]} -source [get_pins {NiosII|altpll_0|sd1|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|altpll_0|sd1|pll|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection
Warning (332174): Ignored filter at lab9.sdc(6): Clk could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab9.sdc(6): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs]
Warning (332049): Ignored set_input_delay at lab9.sdc(7): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs]
Warning (332049): Ignored set_output_delay at lab9.sdc(10): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs]
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|add_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[56] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[88] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[26] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[40] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[104] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.182               0.000 CLOCK_50 
    Info (332119):    46.828               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.769               0.000 CLOCK_50 
    Info (332119):    48.170               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.213               0.000 altera_reserved_tck 
    Info (332119):     3.512               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.623               0.000 CLOCK_50 
    Info (332119):    49.629               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.500 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|add_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[56] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[88] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[26] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[40] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[104] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.101               0.000 CLOCK_50 
    Info (332119):    47.123               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.427               0.000 CLOCK_50 
    Info (332119):    48.427               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.119               0.000 altera_reserved_tck 
    Info (332119):     3.113               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):    49.577               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.048 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|add_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[24] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[56] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[88] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[26] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[40] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[104] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.391               0.000 CLOCK_50 
    Info (332119):    48.623               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.612               0.000 CLOCK_50 
    Info (332119):    49.299               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 altera_reserved_tck 
    Info (332119):     1.830               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.358               0.000 CLOCK_50 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.721 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Thu Apr 09 05:43:46 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:08


