$date
	Mon Sep 25 17:23:13 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$scope module adder1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carryin $end
$var wire 1 $ carryout $end
$var wire 1 % cout1 $end
$var wire 1 & cout2 $end
$var wire 1 ' cout3 $end
$var wire 1 ( cout4 $end
$var wire 1 ) na $end
$var wire 1 * nb $end
$var wire 1 + ncarryin $end
$var wire 1 , s1 $end
$var wire 1 - s2 $end
$var wire 1 . s3 $end
$var wire 1 / s4 $end
$var wire 1 0 sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000000
10
0)
1.
1!
#2000000
0*
1-
1)
0.
1"
0!
#3000000
00
0-
1$
0)
1'
1!
#4000000
10
0$
0+
1,
1*
1)
0'
1#
0"
0!
#5000000
00
0,
1$
0)
1&
1!
#6000000
0*
1%
1)
0&
1"
0!
#7000000
0%
10
0)
1/
1(
1!
#8000000
