#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 14:40:18 2024
# Process ID: 13588
# Current directory: D:/VerlilogCode/ComputerStructure/exp6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13072 D:\VerlilogCode\ComputerStructure\exp6\CPU\CPU.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp6/CPU/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.xpr
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v
update_compile_order -fileset sources_1
add_files -norecurse D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v
add_files -norecurse {D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v
add_files -norecurse {D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SimpleCycleCPU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_SimpleCycleCPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_SimpleCycleCPU.tcl
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
run all
restart
run 50 ns
run 50 ns
run 50 ns
close_sim
