
This is a 3 Stage RiscV Processor designed in System Verilog. 
3 Stages include:
- Instruction Fetch and Decode
- Execution
- Writeback


