<![CDATA[
<p>Scaleda is an extensible FPGA EDA support tool based on the IntelliJ platform, featuring HDL project management, HDL language support, FPGA tool invocation, and more. It aims to transform IntelliJ IDEA into a flexible and powerful FPGA development tool. Currently, Scaleda supports the following features:</p>
<ul>
    <li>Basic syntax features for Verilog language (syntax highlighting, code folding, code formatting, code commenting, code navigation, etc.);</li>
    <li>Simple code completion for Verilog language;</li>
    <li>Code inspection for Verilog (syntax errors and semantic errors, as well as errors such as missing ports, multiple drivers, etc.);</li>
    <li>Verilog and SystemVerilog code formatting using <a href="https://github.com/chipsalliance/verible">Verible</a>;</li>
    <li>Syntax parsing and highlighting for Verilog, SystemVerilog, Tcl, Bluespec SystemVerilog;</li>
    <li>Proprietary project and IP structure, supporting the invocation of tools like Vivado, Quartus Prime, iverilog, and Yosys for simulation, synthesis, and implementation;</li>
    <li>Support for loading Vivado projects and invoking synthesis and implementation operations within them;</li>
    <li>Built-in waveform viewers <a href="https://github.com/Scaleda/rvcd">Rvcd</a> and <a href="https://gitlab.com/surfer-project/surfer">Surfer</a>;</li>
    <li>Running in server mode to execute remote EDA tasks.</li>
    <li>Verible, <a href="https://github.com/dalance/svls">Svls</a>, or custom language server (LSP) support;</li>
    <li>i18n support.</li>
</ul>
<p>Visit the <a href="https://scaleda.top">online documentation</a> for user manual and api docs.</p>
]]>
<p>Scaleda 是一个 IntelliJ 平台的可扩展 FPGA EDA 辅助工具，具有 HDL 项目管理、HDL 语言支持、FPGA 工具调用等功能，将 IJ 打造成为灵活而强大的 FPGA 开发工具。
    目前，Scaleda 已支持的功能包括：</p>
<ul>
    <li>Verilog 语言的基本语法功能（语法高亮、代码折叠、代码格式化、代码注释、代码导航等）；</li>
    <li>Verilog 语言的简单代码补全；</li>
    <li>Verilog 语言的代码检查（语法错误与语义错误，以及诸如端口缺失、多驱动等错误）；</li>
    <li>使用 <a href="https://github.com/chipsalliance/verible">Verible</a> 的 Verilog、SystemVerilog 代码格式化；</li>
    <li>Verilog、SystemVerilog、Tcl、Bluespec SystemVerilog 语法解析高亮；</li>
    <li>自有工程和 IP 结构，支持调用 Vivado、Quartus Prime、iverilog、Yosys 等工具进行仿真、综合、实现等操作；</li>
    <li>支持加载 Vivado 工程并调用其中的综合、实现等操作；</li>
    <li>内置波形查看器 <a href="https://github.com/Scaleda/rvcd">Rvcd</a>、<a href="https://gitlab.com/surfer-project/surfer">Surfer</a>；</li>
    <li>运行服务器模式以执行远程 EDA 任务；</li>
    <li>Verible、<a href="https://github.com/dalance/svls">Svls</a>或自定义语言服务器（LSP）支持；</li>
    <li>国际化多显示语言支持；</li>
</ul>
<p>请访问 <a href="https://scaleda.top">在线文档</a> 查看使用说明和代码文档。</p>
]]>