$date
	Wed Sep 17 07:12:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_D $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RST $end
$scope module newD $end
$var wire 1 % D $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
0%
1$
0#
0"
0!
$end
#5
1"
1&
#9
0$
0'
#10
0"
0&
#15
1(
1!
1"
1&
1#
1%
#20
0"
0&
#22
0#
0%
#25
0(
0!
1"
1&
#30
0"
0&
#31
1#
1%
#35
1(
1!
1"
1&
#40
0"
0&
#42
0#
0%
#45
0(
0!
1"
1&
#48
1$
1'
#50
0"
0&
#53
0$
0'
#55
1"
1&
#60
0"
0&
#65
1"
1&
#68
