Property                      Type    Read-only  Value
ACJTAG_DEBUG_MODE             binary  false      1'b0
ACJTAG_MODE                   binary  false      1'b0
ACJTAG_RESET                  binary  false      1'b0
ADAPT_CFG0                    hex     false      20'h00C10
ALIGN_COMMA_DOUBLE            string  false      FALSE
ALIGN_COMMA_ENABLE            binary  false      10'b1111111111
ALIGN_COMMA_WORD              int     false      2
ALIGN_MCOMMA_DET              string  false      TRUE
ALIGN_MCOMMA_VALUE            binary  false      10'b1010000011
ALIGN_PCOMMA_DET              string  false      TRUE
ALIGN_PCOMMA_VALUE            binary  false      10'b0101111100
A_RXOSCALRESET                binary  false      1'b0
BEL                           string  false      GTHE2_CHANNEL.GTHE2_CHANNEL
CBCC_DATA_SOURCE_SEL          string  false      DECODED
CFOK_CFG                      hex     false      42'h24800040E80
CFOK_CFG2                     binary  false      6'b100000
CFOK_CFG3                     binary  false      6'b100000
CHAN_BOND_KEEP_ALIGN          string  false      FALSE
CHAN_BOND_MAX_SKEW            int     false      1
CHAN_BOND_SEQ_1_1             binary  false      10'b0000000000
CHAN_BOND_SEQ_1_2             binary  false      10'b0000000000
CHAN_BOND_SEQ_1_3             binary  false      10'b0000000000
CHAN_BOND_SEQ_1_4             binary  false      10'b0000000000
CHAN_BOND_SEQ_1_ENABLE        binary  false      4'b1111
CHAN_BOND_SEQ_2_1             binary  false      10'b0000000000
CHAN_BOND_SEQ_2_2             binary  false      10'b0000000000
CHAN_BOND_SEQ_2_3             binary  false      10'b0000000000
CHAN_BOND_SEQ_2_4             binary  false      10'b0000000000
CHAN_BOND_SEQ_2_ENABLE        binary  false      4'b1111
CHAN_BOND_SEQ_2_USE           string  false      FALSE
CHAN_BOND_SEQ_LEN             int     false      1
CLASS                         string  true       cell
CLK_CORRECT_USE               string  false      FALSE
CLK_COR_KEEP_IDLE             string  false      FALSE
CLK_COR_MAX_LAT               int     false      10
CLK_COR_MIN_LAT               int     false      8
CLK_COR_PRECEDENCE            string  false      TRUE
CLK_COR_REPEAT_WAIT           int     false      0
CLK_COR_SEQ_1_1               binary  false      10'b0100000000
CLK_COR_SEQ_1_2               binary  false      10'b0000000000
CLK_COR_SEQ_1_3               binary  false      10'b0000000000
CLK_COR_SEQ_1_4               binary  false      10'b0000000000
CLK_COR_SEQ_1_ENABLE          binary  false      4'b1111
CLK_COR_SEQ_2_1               binary  false      10'b0100000000
CLK_COR_SEQ_2_2               binary  false      10'b0000000000
CLK_COR_SEQ_2_3               binary  false      10'b0000000000
CLK_COR_SEQ_2_4               binary  false      10'b0000000000
CLK_COR_SEQ_2_ENABLE          binary  false      4'b1111
CLK_COR_SEQ_2_USE             string  false      FALSE
CLK_COR_SEQ_LEN               int     false      1
CPLL_CFG                      hex     false      29'h00BC07DC
CPLL_FBDIV                    int     false      4
CPLL_FBDIV_45                 int     false      4
CPLL_INIT_CFG                 hex     false      24'h00001E
CPLL_LOCK_CFG                 hex     false      16'h01E8
CPLL_REFCLK_DIV               int     false      1
DEC_MCOMMA_DETECT             string  false      TRUE
DEC_PCOMMA_DETECT             string  false      TRUE
DEC_VALID_COMMA_ONLY          string  false      FALSE
DMONITOR_CFG                  hex     false      24'h000A00
ES_CLK_PHASE_SEL              binary  false      1'b0
ES_CONTROL                    binary  false      6'b000000
ES_ERRDET_EN                  string  false      FALSE
ES_EYE_SCAN_EN                string  false      TRUE
ES_HORZ_OFFSET                hex     false      12'h000
ES_PMA_CFG                    binary  false      10'b0000000000
ES_PRESCALE                   binary  false      5'b00000
ES_QUALIFIER                  hex     false      80'h00000000000000000000
ES_QUAL_MASK                  hex     false      80'h00000000000000000000
ES_SDATA_MASK                 hex     false      80'h00000000000000000000
ES_VERT_OFFSET                binary  false      9'b000000000
FILE_NAME                     string  true       /data/ssd2/code/fw/0xBEFE/common/ip/gth_emtf_tx_trig_rx/gth_emtf_tx_trig_rx_gt.vhd
FTS_DESKEW_SEQ_ENABLE         binary  false      4'b1111
FTS_LANE_DESKEW_CFG           binary  false      4'b1111
FTS_LANE_DESKEW_EN            string  false      FALSE
GEARBOX_MODE                  binary  false      3'b000
IS_BEL_FIXED                  bool    false      0
IS_BLACKBOX                   bool    true       0
IS_BOUNDARY_INST              bool    true       0
IS_CLKRSVD0_INVERTED          binary  false      1'b0
IS_CLKRSVD1_INVERTED          binary  false      1'b0
IS_CPLLLOCKDETCLK_INVERTED    binary  false      1'b0
IS_DEBUGGABLE                 bool    true       1
IS_DMONITORCLK_INVERTED       binary  false      1'b0
IS_DRPCLK_INVERTED            binary  false      1'b0
IS_GTGREFCLK_INVERTED         binary  false      1'b0
IS_LOC_FIXED                  bool    false      1
IS_MATCHED                    bool    true       1
IS_ORIG_CELL                  bool    true       1
IS_PRIMITIVE                  bool    true       1
IS_REUSED                     bool    true       0
IS_RXUSRCLK2_INVERTED         binary  false      1'b0
IS_RXUSRCLK_INVERTED          binary  false      1'b0
IS_SEQUENTIAL                 bool    true       1
IS_SIGVALIDCLK_INVERTED       binary  false      1'b0
IS_TXPHDLYTSTCLK_INVERTED     binary  false      1'b0
IS_TXUSRCLK2_INVERTED         binary  false      1'b0
IS_TXUSRCLK_INVERTED          binary  false      1'b0
LINE_NUMBER                   int     true       348
LOC                           site    false      GTHE2_CHANNEL_X0Y0
LOOPBACK_CFG                  binary  false      1'b0
NAME                          string  true       gth_emtf_tx_trig_rx_support_i/gth_emtf_tx_trig_rx_init_i/U0/gth_emtf_tx_trig_rx_i/gt0_gth_emtf_tx_trig_rx_i/gthe2_i
ORIG_REF_NAME                 string  true       GTHE2_CHANNEL
OUTREFCLK_SEL_INV             binary  false      2'b11
PARENT                        cell    true       gth_emtf_tx_trig_rx_support_i/gth_emtf_tx_trig_rx_init_i/U0/gth_emtf_tx_trig_rx_i/gt0_gth_emtf_tx_trig_rx_i
PCS_PCIE_EN                   string  false      FALSE
PCS_RSVD_ATTR                 hex     false      48'h000000000000
PD_TRANS_TIME_FROM_P2         hex     false      12'h03C
PD_TRANS_TIME_NONE_P2         hex     false      8'h3C
PD_TRANS_TIME_TO_P2           hex     false      8'h64
PMA_RSV2                      binary  false      32'b00011100000000000000000000001010
PMA_RSV3                      binary  false      2'b00
PMA_RSV4                      binary  false      15'b000000000001000
PMA_RSV5                      binary  false      4'b0000
PMA_RSV                       binary  false      32'b00000000000000000000000010000000
PRIMITIVE_COUNT               int     true       1
PRIMITIVE_GROUP               enum    true       IO
PRIMITIVE_LEVEL               enum    true       LEAF
PRIMITIVE_SUBGROUP            enum    true       gt
PRIMITIVE_TYPE                enum    true       IO.gt.GTHE2_CHANNEL
REF_NAME                      string  true       GTHE2_CHANNEL
RESET_POWERSAVE_DISABLE       binary  false      1'b0
REUSE_STATUS                  enum    true       
RXBUFRESET_TIME               binary  false      5'b00001
RXBUF_ADDR_MODE               string  false      FAST
RXBUF_EIDLE_HI_CNT            binary  false      4'b1000
RXBUF_EIDLE_LO_CNT            binary  false      4'b0000
RXBUF_EN                      string  false      FALSE
RXBUF_RESET_ON_CB_CHANGE      string  false      TRUE
RXBUF_RESET_ON_COMMAALIGN     string  false      FALSE
RXBUF_RESET_ON_EIDLE          string  false      FALSE
RXBUF_RESET_ON_RATE_CHANGE    string  false      TRUE
RXBUF_THRESH_OVFLW            int     false      61
RXBUF_THRESH_OVRD             string  false      FALSE
RXBUF_THRESH_UNDFLW           int     false      4
RXCDRFREQRESET_TIME           binary  false      5'b00001
RXCDRPHRESET_TIME             binary  false      5'b00001
RXCDR_CFG                     hex     false      83'h0002007FE1000C2080018
RXCDR_FR_RESET_ON_EIDLE       binary  false      1'b0
RXCDR_HOLD_DURING_EIDLE       binary  false      1'b0
RXCDR_LOCK_CFG                binary  false      6'b010101
RXCDR_PH_RESET_ON_EIDLE       binary  false      1'b0
RXDFELPMRESET_TIME            binary  false      7'b0001111
RXDLY_CFG                     hex     false      16'h001F
RXDLY_LCFG                    hex     false      9'h030
RXDLY_TAP_CFG                 hex     false      16'h0000
RXGEARBOX_EN                  string  false      FALSE
RXISCANRESET_TIME             binary  false      5'b00001
RXLPM_HF_CFG                  binary  false      14'b00001000000000
RXLPM_LF_CFG                  binary  false      18'b001001000000000000
RXOOB_CFG                     binary  false      7'b0000110
RXOOB_CLK_CFG                 string  false      PMA
RXOSCALRESET_TIME             binary  false      5'b00011
RXOSCALRESET_TIMEOUT          binary  false      5'b00000
RXOUT_DIV                     int     false      2
RXPCSRESET_TIME               binary  false      5'b00001
RXPHDLY_CFG                   hex     false      24'h084020
RXPH_CFG                      hex     false      24'hC00002
RXPH_MONITOR_SEL              binary  false      5'b00000
RXPI_CFG0                     binary  false      2'b00
RXPI_CFG1                     binary  false      2'b11
RXPI_CFG2                     binary  false      2'b11
RXPI_CFG3                     binary  false      2'b11
RXPI_CFG4                     binary  false      1'b0
RXPI_CFG5                     binary  false      1'b0
RXPI_CFG6                     binary  false      3'b100
RXPMARESET_TIME               binary  false      5'b00011
RXPRBS_ERR_LOOPBACK           binary  false      1'b0
RXSLIDE_AUTO_WAIT             int     false      7
RXSLIDE_MODE                  string  false      PCS
RXSYNC_MULTILANE              binary  false      1'b0
RXSYNC_OVRD                   binary  false      1'b0
RXSYNC_SKIP_DA                binary  false      1'b0
RX_BIAS_CFG                   binary  false      24'b000011000000000000010000
RX_BUFFER_CFG                 binary  false      6'b000000
RX_CLK25_DIV                  int     false      13
RX_CLKMUX_PD                  binary  false      1'b1
RX_CM_SEL                     binary  false      2'b11
RX_CM_TRIM                    binary  false      4'b1010
RX_DATA_WIDTH                 int     false      20
RX_DDI_SEL                    binary  false      6'b000000
RX_DEBUG_CFG                  binary  false      14'b00000000000000
RX_DEFER_RESET_BUF_EN         string  false      TRUE
RX_DFELPM_CFG0                binary  false      4'b0110
RX_DFELPM_CFG1                binary  false      1'b0
RX_DFELPM_KLKH_AGC_STUP_EN    binary  false      1'b1
RX_DFE_AGC_CFG0               binary  false      2'b00
RX_DFE_AGC_CFG1               binary  false      3'b010
RX_DFE_AGC_CFG2               binary  false      4'b0000
RX_DFE_AGC_OVRDEN             binary  false      1'b1
RX_DFE_GAIN_CFG               hex     false      23'h0020C0
RX_DFE_H2_CFG                 binary  false      12'b000000000000
RX_DFE_H3_CFG                 binary  false      12'b000001000000
RX_DFE_H4_CFG                 binary  false      11'b00011100000
RX_DFE_H5_CFG                 binary  false      11'b00011100000
RX_DFE_H6_CFG                 binary  false      11'b00000100000
RX_DFE_H7_CFG                 binary  false      11'b00000100000
RX_DFE_KL_CFG                 binary  false      33'b001000001000000000000001100010000
RX_DFE_KL_LPM_KH_CFG0         binary  false      2'b01
RX_DFE_KL_LPM_KH_CFG1         binary  false      3'b010
RX_DFE_KL_LPM_KH_CFG2         binary  false      4'b0010
RX_DFE_KL_LPM_KH_OVRDEN       binary  false      1'b1
RX_DFE_KL_LPM_KL_CFG0         binary  false      2'b01
RX_DFE_KL_LPM_KL_CFG1         binary  false      3'b010
RX_DFE_KL_LPM_KL_CFG2         binary  false      4'b0010
RX_DFE_KL_LPM_KL_OVRDEN       binary  false      1'b1
RX_DFE_LPM_CFG                hex     false      16'h0080
RX_DFE_LPM_HOLD_DURING_EIDLE  binary  false      1'b0
RX_DFE_ST_CFG                 hex     false      54'h00E100000C003F
RX_DFE_UT_CFG                 binary  false      17'b00011100000000000
RX_DFE_VP_CFG                 binary  false      17'b00011101010100011
RX_DISPERR_SEQ_MATCH          string  false      TRUE
RX_INT_DATAWIDTH              int     false      0
RX_OS_CFG                     binary  false      13'b0000010000000
RX_SIG_VALID_DLY              int     false      10
RX_XCLK_SEL                   string  false      RXUSR
SAS_MAX_COM                   int     false      64
SAS_MIN_COM                   int     false      36
SATA_BURST_SEQ_LEN            binary  false      4'b0101
SATA_BURST_VAL                binary  false      3'b100
SATA_CPLL_CFG                 string  false      VCO_3000MHZ
SATA_EIDLE_VAL                binary  false      3'b100
SATA_MAX_BURST                int     false      8
SATA_MAX_INIT                 int     false      21
SATA_MAX_WAKE                 int     false      7
SATA_MIN_BURST                int     false      4
SATA_MIN_INIT                 int     false      12
SATA_MIN_WAKE                 int     false      4
SHOW_REALIGN_COMMA            string  false      FALSE
SIM_CPLLREFCLK_SEL            binary  false      3'b001
SIM_RECEIVER_DETECT_PASS      string  false      TRUE
SIM_RESET_SPEEDUP             string  false      FALSE
SIM_TX_EIDLE_DRIVE_LEVEL      string  false      X
SIM_VERSION                   string  false      2.0
SLR_INDEX                     int     true       0
STATUS                        enum    true       FIXED
TERM_RCAL_CFG                 binary  false      15'b100001000010000
TERM_RCAL_OVRD                binary  false      3'b000
TRANS_TIME_RATE               hex     false      8'h0E
TST_RSV                       hex     false      32'h00000000
TXBUF_EN                      string  false      FALSE
TXBUF_RESET_ON_RATE_CHANGE    string  false      TRUE
TXDLY_CFG                     hex     false      16'h001F
TXDLY_LCFG                    hex     false      9'h030
TXDLY_TAP_CFG                 hex     false      16'h0000
TXGEARBOX_EN                  string  false      FALSE
TXOOB_CFG                     binary  false      1'b0
TXOUT_DIV                     int     false      1
TXPCSRESET_TIME               binary  false      5'b00001
TXPHDLY_CFG                   hex     false      24'h084020
TXPH_CFG                      hex     false      16'h0780
TXPH_MONITOR_SEL              binary  false      5'b00000
TXPI_CFG0                     binary  false      2'b00
TXPI_CFG1                     binary  false      2'b00
TXPI_CFG2                     binary  false      2'b00
TXPI_CFG3                     binary  false      1'b0
TXPI_CFG4                     binary  false      1'b0
TXPI_CFG5                     binary  false      3'b100
TXPI_GREY_SEL                 binary  false      1'b0
TXPI_INVSTROBE_SEL            binary  false      1'b0
TXPI_PPMCLK_SEL               string  false      TXUSRCLK2
TXPI_PPM_CFG                  binary  false      8'b00000000
TXPI_SYNFREQ_PPM              binary  false      3'b001
TXPMARESET_TIME               binary  false      5'b00001
TXSYNC_MULTILANE              binary  false      1'b0
TXSYNC_OVRD                   binary  false      1'b1
TXSYNC_SKIP_DA                binary  false      1'b0
TX_CLK25_DIV                  int     false      13
TX_CLKMUX_PD                  binary  false      1'b1
TX_DATA_WIDTH                 int     false      64
TX_DEEMPH0                    binary  false      6'b000000
TX_DEEMPH1                    binary  false      6'b000000
TX_DRIVE_MODE                 string  false      DIRECT
TX_EIDLE_ASSERT_DELAY         binary  false      3'b110
TX_EIDLE_DEASSERT_DELAY       binary  false      3'b100
TX_INT_DATAWIDTH              int     false      1
TX_LOOPBACK_DRIVE_HIZ         string  false      FALSE
TX_MAINCURSOR_SEL             binary  false      1'b0
TX_MARGIN_FULL_0              binary  false      7'b1001110
TX_MARGIN_FULL_1              binary  false      7'b1001001
TX_MARGIN_FULL_2              binary  false      7'b1000101
TX_MARGIN_FULL_3              binary  false      7'b1000010
TX_MARGIN_FULL_4              binary  false      7'b1000000
TX_MARGIN_LOW_0               binary  false      7'b1000110
TX_MARGIN_LOW_1               binary  false      7'b1000100
TX_MARGIN_LOW_2               binary  false      7'b1000010
TX_MARGIN_LOW_3               binary  false      7'b1000000
TX_MARGIN_LOW_4               binary  false      7'b1000000
TX_QPI_STATUS_EN              binary  false      1'b0
TX_RXDETECT_CFG               hex     false      14'h1832
TX_RXDETECT_PRECHARGE_TIME    hex     false      17'h155CC
TX_RXDETECT_REF               binary  false      3'b100
TX_XCLK_SEL                   string  false      TXUSR
UCODEER_CLR                   binary  false      1'b0
USE_PCS_CLK_PHASE_SEL         binary  false      1'b0
box_type                      string  false      PRIMITIVE
