<stg><name>single_conv_calculat</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:18  %cal_conv_2_0_load = load i32* @cal_conv_2_0, align 8

]]></Node>
<StgValue><ssdm name="cal_conv_2_0_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:19  %kernel_2_0_load = load i32* @kernel_2_0, align 8

]]></Node>
<StgValue><ssdm name="kernel_2_0_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %mul_ln34_6 = mul nsw i32 %cal_conv_2_0_load, %kernel_2_0_load

]]></Node>
<StgValue><ssdm name="mul_ln34_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:21  %cal_conv_2_1_load = load i32* @cal_conv_2_1, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_2_1_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:22  %kernel_2_1_load = load i32* @kernel_2_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_2_1_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln34_7 = mul nsw i32 %cal_conv_2_1_load, %kernel_2_1_load

]]></Node>
<StgValue><ssdm name="mul_ln34_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:24  %cal_conv_2_2_load = load i32* @cal_conv_2_2, align 8

]]></Node>
<StgValue><ssdm name="cal_conv_2_2_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:25  %kernel_2_2_load = load i32* @kernel_2_2, align 8

]]></Node>
<StgValue><ssdm name="kernel_2_2_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %mul_ln34_8 = mul nsw i32 %cal_conv_2_2_load, %kernel_2_2_load

]]></Node>
<StgValue><ssdm name="mul_ln34_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:12  %cal_conv_1_1_load = load i32* @cal_conv_1_1, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_1_1_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:13  %kernel_1_1_load = load i32* @kernel_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_1_1_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %mul_ln34_4 = mul nsw i32 %cal_conv_1_1_load, %kernel_1_1_load

]]></Node>
<StgValue><ssdm name="mul_ln34_4"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:15  %cal_conv_1_2_load = load i32* @cal_conv_1_2, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_1_2_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:16  %kernel_1_2_load = load i32* @kernel_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_1_2_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %mul_ln34_5 = mul nsw i32 %cal_conv_1_2_load, %kernel_1_2_load

]]></Node>
<StgValue><ssdm name="mul_ln34_5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %add_ln34_4 = add i32 %mul_ln34_7, %mul_ln34_8

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %add_ln34_5 = add i32 %add_ln34_4, %mul_ln34_6

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:0  %cal_conv_0_0_load = load i32* @cal_conv_0_0, align 16

]]></Node>
<StgValue><ssdm name="cal_conv_0_0_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:1  %kernel_0_0_load = load i32* @kernel_0_0, align 16

]]></Node>
<StgValue><ssdm name="kernel_0_0_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mul_ln34 = mul nsw i32 %cal_conv_0_0_load, %kernel_0_0_load

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:3  %cal_conv_0_1_load = load i32* @cal_conv_0_1, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_0_1_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:4  %kernel_0_1_load = load i32* @kernel_0_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_0_1_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mul_ln34_1 = mul nsw i32 %cal_conv_0_1_load, %kernel_0_1_load

]]></Node>
<StgValue><ssdm name="mul_ln34_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:6  %cal_conv_0_2_load = load i32* @cal_conv_0_2, align 8

]]></Node>
<StgValue><ssdm name="cal_conv_0_2_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:7  %kernel_0_2_load = load i32* @kernel_0_2, align 8

]]></Node>
<StgValue><ssdm name="kernel_0_2_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %mul_ln34_2 = mul nsw i32 %cal_conv_0_2_load, %kernel_0_2_load

]]></Node>
<StgValue><ssdm name="mul_ln34_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:9  %cal_conv_1_0_load = load i32* @cal_conv_1_0, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_1_0_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:10  %kernel_1_0_load = load i32* @kernel_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_1_0_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln34_3 = mul nsw i32 %cal_conv_1_0_load, %kernel_1_0_load

]]></Node>
<StgValue><ssdm name="mul_ln34_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %add_ln34_3 = add i32 %mul_ln34_4, %mul_ln34_5

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %add_ln34_6 = add i32 %add_ln34_5, %add_ln34_3

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %add_ln34 = add i32 %mul_ln34, %mul_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %add_ln34_1 = add i32 %mul_ln34_2, %mul_ln34_3

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln34_2 = add i32 %add_ln34_1, %add_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %add_ln34_7 = add nsw i32 %add_ln34_6, %add_ln34_2

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32">
<![CDATA[
:35  ret i32 %add_ln34_7

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
