/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib.gz -o objects/gf180/riscv_v_csr/base/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 12
Writing replaced file: objects/gf180/riscv_v_csr/base/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib
mkdir -p results/gf180/riscv_v_csr/base/
echo 20.0 > results/gf180/riscv_v_csr/base/clock_period.txt
mkdir -p ./results/gf180/riscv_v_csr/base ./logs/gf180/riscv_v_csr/base ./reports/gf180/riscv_v_csr/base ./objects/gf180/riscv_v_csr/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/gf180/riscv_v_csr/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/gf180/riscv_v_csr/base/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib
Using ABC speed script.
Extracting clock period from SDC file: ./results/gf180/riscv_v_csr/base/clock_period.txt
Setting clock period to 20.0
58. Executing HIERARCHY pass (managing design hierarchy).
59. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
59.1. Analyzing design hierarchy..
59.2. Analyzing design hierarchy..
60. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
61. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: fe5eddaf14, CPU: user 0.26s system 0.03s, MEM: 72.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 76% 2x read_liberty (0 sec), 19% 112x read_verilog (0 sec), ...
Elapsed time: 0:00.34[h:]min:sec. CPU time: user 0.31 sys 0.03 (99%). Peak memory: 75008KB.
mkdir -p ./results/gf180/riscv_v_csr/base ./logs/gf180/riscv_v_csr/base ./reports/gf180/riscv_v_csr/base
(export VERILOG_FILES=./results/gf180/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/gf180/riscv_v_csr/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.01s system 0.00s, MEM: 11.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 13184KB.
mkdir -p ./results/gf180/riscv_v_csr/base ./logs/gf180/riscv_v_csr/base ./reports/gf180/riscv_v_csr/base ./objects/gf180/riscv_v_csr/base
(export VERILOG_FILES=./results/gf180/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/gf180/riscv_v_csr/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/gf180/riscv_v_csr/base/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib
Using ABC speed script.
Extracting clock period from SDC file: ./results/gf180/riscv_v_csr/base/clock_period.txt
Setting clock period to 20.0
synth -top riscv_v_csr -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
3. Executing SYNTH pass.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Analyzing design hierarchy..
3.1.2. Analyzing design hierarchy..
3.2. Executing PROC pass (convert processes to netlists).
3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.2.4. Executing PROC_INIT pass (extract init attributes).
3.2.5. Executing PROC_ARST pass (detect async resets in processes).
3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.12. Executing OPT_EXPR pass (perform const folding).
3.3. Executing FLATTEN pass (flatten design).
3.4. Executing OPT_EXPR pass (perform const folding).
3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
3.6. Executing CHECK pass (checking for obvious problems).
3.7. Executing OPT pass (performing simple optimizations).
3.7.1. Executing OPT_EXPR pass (perform const folding).
3.7.2. Executing OPT_MERGE pass (detect identical cells).
3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.5. Executing OPT_MERGE pass (detect identical cells).
3.7.6. Executing OPT_DFF pass (perform DFF optimizations).
3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.8. Executing OPT_EXPR pass (perform const folding).
3.7.9. Rerunning OPT passes. (Maybe there is more to do..)
3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.12. Executing OPT_MERGE pass (detect identical cells).
3.7.13. Executing OPT_DFF pass (perform DFF optimizations).
3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.15. Executing OPT_EXPR pass (perform const folding).
3.7.16. Finished OPT passes. (There is nothing left to do.)
3.8. Executing FSM pass (extract and optimize FSM).
3.8.1. Executing FSM_DETECT pass (finding FSMs in design).
3.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
3.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
3.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
3.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
3.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
3.9. Executing OPT pass (performing simple optimizations).
3.9.1. Executing OPT_EXPR pass (perform const folding).
3.9.2. Executing OPT_MERGE pass (detect identical cells).
3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.5. Executing OPT_MERGE pass (detect identical cells).
3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.8. Executing OPT_EXPR pass (perform const folding).
3.9.9. Finished OPT passes. (There is nothing left to do.)
3.10. Executing WREDUCE pass (reducing word size of cells).
3.11. Executing PEEPOPT pass (run peephole optimizers).
3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
3.13. Executing ALUMACC pass (create $alu and $macc cells).
3.14. Executing SHARE pass (SAT-based resource sharing).
3.15. Executing OPT pass (performing simple optimizations).
3.15.1. Executing OPT_EXPR pass (perform const folding).
3.15.2. Executing OPT_MERGE pass (detect identical cells).
3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.5. Executing OPT_MERGE pass (detect identical cells).
3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.8. Executing OPT_EXPR pass (perform const folding).
3.15.9. Finished OPT passes. (There is nothing left to do.)
3.16. Executing MEMORY pass.
3.16.1. Executing OPT_MEM pass (optimize memories).
3.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
3.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
3.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
3.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
3.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
3.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
4. Executing SYNTH pass.
4.1. Executing OPT pass (performing simple optimizations).
4.1.1. Executing OPT_EXPR pass (perform const folding).
4.1.2. Executing OPT_MERGE pass (detect identical cells).
4.1.3. Executing OPT_DFF pass (perform DFF optimizations).
4.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.5. Finished fast OPT passes.
4.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.3. Executing OPT pass (performing simple optimizations).
4.3.1. Executing OPT_EXPR pass (perform const folding).
4.3.2. Executing OPT_MERGE pass (detect identical cells).
4.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.5. Executing OPT_MERGE pass (detect identical cells).
4.3.6. Executing OPT_SHARE pass.
4.3.7. Executing OPT_DFF pass (perform DFF optimizations).
4.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.9. Executing OPT_EXPR pass (perform const folding).
4.3.10. Finished OPT passes. (There is nothing left to do.)
4.4. Executing TECHMAP pass (map to technology primitives).
4.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
4.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4.4.3. Continuing TECHMAP pass.
4.5. Executing OPT pass (performing simple optimizations).
4.5.1. Executing OPT_EXPR pass (perform const folding).
4.5.2. Executing OPT_MERGE pass (detect identical cells).
4.5.3. Executing OPT_DFF pass (perform DFF optimizations).
4.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.5.5. Finished fast OPT passes.
4.6. Executing ABC pass (technology mapping using ABC).
4.6.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_DFF pass (perform DFF optimizations).
4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.5. Finished fast OPT passes.
4.8. Executing HIERARCHY pass (managing design hierarchy).
4.8.1. Analyzing design hierarchy..
4.8.2. Analyzing design hierarchy..
4.9. Printing statistics.
4.10. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished OPT passes. (There is nothing left to do.)
6. Executing TECHMAP pass (map to technology primitives).
6.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/cells_latch.v
6.2. Continuing TECHMAP pass.
7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffq_2' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffq_4' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffrnq_2' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffrnq_4' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_2' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_4' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffsnq_2' - skipping.
Warning: Found unsupported expression 'D&!SE|SE&SI' in pin attribute of cell 'gf180mcu_fd_sc_mcu9t5v0__sdffsnq_4' - skipping.
7.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/gf180/riscv_v_csr/base/lib/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib -constr ./objects/gf180/riscv_v_csr/base/abc.constr -dont_use *_1 -D 20.0
9. Executing ABC pass (technology mapping using ABC).
9.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
9.1.1. Executing ABC.
9.1.2. Re-integrating ABC results.
10. Executing SETUNDEF pass (replace undef values with defined constants).
11. Executing SPLITNETS pass (splitting up multi-bit signals).
12. Executing OPT_CLEAN pass (remove unused cells and wires).
13. Executing HILOMAP pass (mapping to constant drivers).
14. Executing INSBUF pass (insert buffer cells for connected wires).
15. Executing CHECK pass (checking for obvious problems).
16. Printing statistics.
17. Executing Verilog backend.
exec cp ./designs/gf180/riscv_v_csr/constraint.sdc ./results/gf180/riscv_v_csr/base/1_synth.sdc
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: 28cb6677c6, CPU: user 0.69s system 0.04s, MEM: 64.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 31% 2x abc (0 sec), 19% 2x stat (0 sec), ...
Elapsed time: 0:01.12[h:]min:sec. CPU time: user 1.04 sys 0.08 (100%). Peak memory: 66304KB.
mkdir -p ./results/gf180/riscv_v_csr/base ./logs/gf180/riscv_v_csr/base ./reports/gf180/riscv_v_csr/base
cp ./results/gf180/riscv_v_csr/base/1_1_yosys.v ./results/gf180/riscv_v_csr/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/gf180/riscv_v_csr/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via1 :"
  	EOLENCLOSURE 0.34 0.06 ;"
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via2 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via3 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via4 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef, created 13 layers, 60 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef, created 229 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 88
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.480, 201.600).
[INFO IFP-0001] Added 257 rows of 2320 site GF018hv5v_green_sc9.
[INFO RSZ-0026] Removed 3 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1ohm
 voltage 1v
 current 1mA
 power 1uW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 5614 u^2 0% utilization.
Elapsed time: 0:00.74[h:]min:sec. CPU time: user 0.68 sys 0.05 (100%). Peak memory: 142920KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers Metal3 -ver_layers Metal4 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.68[h:]min:sec. CPU time: user 0.63 sys 0.04 (100%). Peak memory: 140236KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/gf180/riscv_v_csr/base/2_2_floorplan_io.odb ./results/gf180/riscv_v_csr/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.03 (100%). Peak memory: 100808KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.68[h:]min:sec. CPU time: user 0.63 sys 0.04 (100%). Peak memory: 139464KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING TAP-0014] endcap_cpp option is deprecated.
[INFO TAP-0004] Inserted 514 endcaps.
[INFO TAP-0005] Inserted 1683 tapcells.
Elapsed time: 0:00.68[h:]min:sec. CPU time: user 0.64 sys 0.04 (100%). Peak memory: 140488KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: block
Elapsed time: 0:02.29[h:]min:sec. CPU time: user 2.21 sys 0.08 (100%). Peak memory: 168008KB.
cp ./results/gf180/riscv_v_csr/base/2_6_floorplan_pdn.odb ./results/gf180/riscv_v_csr/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.560  5.040 ) um
[INFO GPL-0004] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0006] NumInstances:              1768
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:         1683
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1500.000 1500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0016] CoreArea:            1682827.776 um^2
[INFO GPL-0017] NonPlaceInstsArea:     9500.198 um^2
[INFO GPL-0018] PlaceInstsArea:        5613.754 um^2
[INFO GPL-0019] Util:                     0.335 %
[INFO GPL-0020] StdInstsArea:          5613.754 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     25456
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:       66.044 um^2
[INFO GPL-0025] IdealBinArea:            66.044 um^2
[INFO GPL-0026] IdealBinCnt:              25480
[INFO GPL-0027] TotalBinArea:        1682827.776 um^2
[INFO GPL-0028] BinCnt:       128    128
[INFO GPL-0029] BinSize: ( 10.150 10.120 )
[INFO GPL-0030] NumBins: 16384
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.560  5.040 ) um
[INFO GPL-0004] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0006] NumInstances:              1768
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:         1683
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    317
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1500.000 1500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0016] CoreArea:            1682827.776 um^2
[INFO GPL-0017] NonPlaceInstsArea:     9500.198 um^2
[INFO GPL-0018] PlaceInstsArea:        5613.754 um^2
[INFO GPL-0019] Util:                     0.335 %
[INFO GPL-0020] StdInstsArea:          5613.754 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     13025
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        317
[INFO GPL-0023] TargetDensity:            0.512
[INFO GPL-0024] AvrgPlaceInstArea:       66.044 um^2
[INFO GPL-0025] IdealBinArea:           129.074 um^2
[INFO GPL-0026] IdealBinCnt:              13037
[INFO GPL-0027] TotalBinArea:        1682827.776 um^2
[INFO GPL-0028] BinCnt:        64     64
[INFO GPL-0029] BinSize: ( 20.300 20.239 )
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter:    1 overflow: 0.850 HPWL: 840260
[NesterovSolve] Iter:   10 overflow: 0.850 HPWL: 744489
[NesterovSolve] Iter:   20 overflow: 0.850 HPWL: 742413
[NesterovSolve] Iter:   30 overflow: 0.850 HPWL: 742286
[NesterovSolve] Iter:   40 overflow: 0.850 HPWL: 742247
[NesterovSolve] Iter:   50 overflow: 0.850 HPWL: 742156
[NesterovSolve] Iter:   60 overflow: 0.850 HPWL: 742145
[NesterovSolve] Iter:   70 overflow: 0.850 HPWL: 742165
[NesterovSolve] Iter:   80 overflow: 0.850 HPWL: 742250
[NesterovSolve] Iter:   90 overflow: 0.850 HPWL: 742416
[NesterovSolve] Iter:  100 overflow: 0.850 HPWL: 743043
[NesterovSolve] Iter:  110 overflow: 0.850 HPWL: 744864
[NesterovSolve] Iter:  120 overflow: 0.850 HPWL: 748473
[NesterovSolve] Iter:  130 overflow: 0.850 HPWL: 754402
[NesterovSolve] Iter:  140 overflow: 0.850 HPWL: 765261
[NesterovSolve] Iter:  150 overflow: 0.850 HPWL: 782721
[NesterovSolve] Iter:  160 overflow: 0.850 HPWL: 810062
[NesterovSolve] Iter:  170 overflow: 0.850 HPWL: 852726
[NesterovSolve] Iter:  180 overflow: 0.850 HPWL: 925629
[NesterovSolve] Iter:  190 overflow: 0.847 HPWL: 931459
[NesterovSolve] Iter:  200 overflow: 0.844 HPWL: 964941
[NesterovSolve] Iter:  210 overflow: 0.843 HPWL: 982250
[NesterovSolve] Iter:  220 overflow: 0.845 HPWL: 905855
[NesterovSolve] Iter:  230 overflow: 0.836 HPWL: 809159
[NesterovSolve] Iter:  240 overflow: 0.809 HPWL: 976988
[NesterovSolve] Iter:  250 overflow: 0.800 HPWL: 849882
[NesterovSolve] Iter:  260 overflow: 0.804 HPWL: 965567
[NesterovSolve] Iter:  270 overflow: 0.776 HPWL: 932497
[NesterovSolve] Iter:  280 overflow: 0.700 HPWL: 1066168
[NesterovSolve] Iter:  290 overflow: 0.655 HPWL: 1108202
[NesterovSolve] Iter:  300 overflow: 0.639 HPWL: 1094075
[NesterovSolve] Iter:  310 overflow: 0.498 HPWL: 1294589
[NesterovSolve] Iter:  320 overflow: 0.478 HPWL: 1336282
[NesterovSolve] Iter:  330 overflow: 0.476 HPWL: 1298503
[NesterovSolve] Iter:  340 overflow: 0.416 HPWL: 1466924
[NesterovSolve] Iter:  350 overflow: 0.362 HPWL: 1483729
[NesterovSolve] Iter:  360 overflow: 0.359 HPWL: 1591071
[NesterovSolve] Iter:  370 overflow: 0.314 HPWL: 1694479
[NesterovSolve] Iter:  380 overflow: 0.294 HPWL: 1893086
[NesterovSolve] Iter:  390 overflow: 0.263 HPWL: 2063716
[NesterovSolve] Iter:  400 overflow: 0.222 HPWL: 1915690
[NesterovSolve] Iter:  410 overflow: 0.188 HPWL: 2121572
[NesterovSolve] Iter:  420 overflow: 0.179 HPWL: 2346167
[NesterovSolve] Iter:  430 overflow: 0.123 HPWL: 2464310
[NesterovSolve] Iter:  440 overflow: 0.127 HPWL: 1879013
[NesterovSolve] Finished with Overflow: 0.092917
Elapsed time: 0:02.67[h:]min:sec. CPU time: user 15.32 sys 0.07 (576%). Peak memory: 171832KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers Metal3 -ver_layers Metal4
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           5356
[INFO PPL-0002] Number of I/O             92
[INFO PPL-0003] Number of I/O w/sink      92
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 57885.70 um.
Elapsed time: 0:00.85[h:]min:sec. CPU time: user 0.77 sys 0.07 (100%). Peak memory: 165960KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.560  5.040 ) um
[INFO GPL-0004] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0006] NumInstances:              1768
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:         1683
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1500.000 1500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0016] CoreArea:            1682827.776 um^2
[INFO GPL-0017] NonPlaceInstsArea:     9500.198 um^2
[INFO GPL-0018] PlaceInstsArea:        5613.754 um^2
[INFO GPL-0019] Util:                     0.335 %
[INFO GPL-0020] StdInstsArea:          5613.754 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     25456
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:       66.044 um^2
[INFO GPL-0025] IdealBinArea:            66.044 um^2
[INFO GPL-0026] IdealBinCnt:              25480
[INFO GPL-0027] TotalBinArea:        1682827.776 um^2
[INFO GPL-0028] BinCnt:       128    128
[INFO GPL-0029] BinSize: ( 10.150 10.120 )
[INFO GPL-0030] NumBins: 16384
global_placement -density 0.5116774220857769 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.560  5.040 ) um
[INFO GPL-0004] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0006] NumInstances:              1768
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:         1683
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1500.000 1500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.480 201.600 ) ( 1499.680 1496.880 ) um
[INFO GPL-0016] CoreArea:            1682827.776 um^2
[INFO GPL-0017] NonPlaceInstsArea:     9500.198 um^2
[INFO GPL-0018] PlaceInstsArea:        5613.754 um^2
[INFO GPL-0019] Util:                     0.335 %
[INFO GPL-0020] StdInstsArea:          5613.754 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000006 HPWL: 119878288
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 114585074
[InitialPlace]  Iter: 3 CG residual: 0.00000009 HPWL: 57254487
[InitialPlace]  Iter: 4 CG residual: 0.00000010 HPWL: 22365084
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 19770228
[INFO GPL-0031] FillerInit:NumGCells:     13025
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[INFO GPL-0023] TargetDensity:            0.512
[INFO GPL-0024] AvrgPlaceInstArea:       66.044 um^2
[INFO GPL-0025] IdealBinArea:           129.074 um^2
[INFO GPL-0026] IdealBinCnt:              13037
[INFO GPL-0027] TotalBinArea:        1682827.776 um^2
[INFO GPL-0028] BinCnt:        64     64
[INFO GPL-0029] BinSize: ( 20.300 20.239 )
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter:    1 overflow: 0.303 HPWL: 18293845
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.11e-08
[INFO GPL-0103] Timing-driven: weighted 12 nets.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter:   10 overflow: 0.313 HPWL: 18435486
[NesterovSolve] Iter:   20 overflow: 0.312 HPWL: 18344864
[NesterovSolve] Iter:   30 overflow: 0.312 HPWL: 18242116
[NesterovSolve] Iter:   40 overflow: 0.360 HPWL: 18069083
[NesterovSolve] Iter:   50 overflow: 0.319 HPWL: 18084471
[NesterovSolve] Iter:   60 overflow: 0.355 HPWL: 18000876
[NesterovSolve] Iter:   70 overflow: 0.331 HPWL: 18047462
[NesterovSolve] Iter:   80 overflow: 0.348 HPWL: 18022905
[NesterovSolve] Iter:   90 overflow: 0.338 HPWL: 18031935
[NesterovSolve] Iter:  100 overflow: 0.343 HPWL: 18033870
[NesterovSolve] Iter:  110 overflow: 0.342 HPWL: 18028530
[NesterovSolve] Iter:  120 overflow: 0.341 HPWL: 18033472
[NesterovSolve] Iter:  130 overflow: 0.342 HPWL: 18031265
[NesterovSolve] Iter:  140 overflow: 0.341 HPWL: 18033986
[NesterovSolve] Iter:  150 overflow: 0.342 HPWL: 18036288
[NesterovSolve] Iter:  160 overflow: 0.341 HPWL: 18041476
[NesterovSolve] Iter:  170 overflow: 0.341 HPWL: 18052367
[NesterovSolve] Iter:  180 overflow: 0.341 HPWL: 18066536
[NesterovSolve] Iter:  190 overflow: 0.341 HPWL: 18086162
[NesterovSolve] Iter:  200 overflow: 0.342 HPWL: 18108905
[NesterovSolve] Iter:  210 overflow: 0.342 HPWL: 18132173
[NesterovSolve] Iter:  220 overflow: 0.342 HPWL: 18140054
[NesterovSolve] Iter:  230 overflow: 0.341 HPWL: 18108392
[NesterovSolve] Iter:  240 overflow: 0.341 HPWL: 18056921
[NesterovSolve] Iter:  250 overflow: 0.341 HPWL: 18099827
[NesterovSolve] Iter:  260 overflow: 0.341 HPWL: 18130345
[NesterovSolve] Iter:  270 overflow: 0.339 HPWL: 18051555
[NesterovSolve] Iter:  280 overflow: 0.338 HPWL: 18119084
[NesterovSolve] Iter:  290 overflow: 0.337 HPWL: 18073596
[NesterovSolve] Iter:  300 overflow: 0.333 HPWL: 18055338
[NesterovSolve] Iter:  310 overflow: 0.330 HPWL: 18045894
[NesterovSolve] Iter:  320 overflow: 0.324 HPWL: 18041216
[NesterovSolve] Iter:  330 overflow: 0.316 HPWL: 18037669
[NesterovSolve] Iter:  340 overflow: 0.307 HPWL: 18042500
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 16800 16800 ) DBU
[INFO GPL-0038] TileCnt:     178  178
[INFO GPL-0040] NumTiles: 31684
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6233676844422922
[INFO GPL-0084] 1.0%RC: 0.6094440287596044
[INFO GPL-0085] 2.0%RC: 0.5965220941354048
[INFO GPL-0086] 5.0%RC: 0.5784032463275296
[INFO GPL-0087] FinalRC: 0.61640584
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  350 overflow: 0.295 HPWL: 18092008
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.11e-08
[INFO GPL-0103] Timing-driven: weighted 12 nets.
[NesterovSolve] Iter:  360 overflow: 0.277 HPWL: 18153408
[NesterovSolve] Iter:  370 overflow: 0.254 HPWL: 18292666
[NesterovSolve] Iter:  380 overflow: 0.226 HPWL: 18400601
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.11e-08
[INFO GPL-0103] Timing-driven: weighted 11 nets.
[NesterovSolve] Iter:  390 overflow: 0.200 HPWL: 18560769
[NesterovSolve] Iter:  400 overflow: 0.175 HPWL: 18778664
[NesterovSolve] Iter:  410 overflow: 0.149 HPWL: 19007511
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.11e-08
[INFO GPL-0103] Timing-driven: weighted 11 nets.
[NesterovSolve] Iter:  420 overflow: 0.120 HPWL: 19200447
[NesterovSolve] Finished with Overflow: 0.097208
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 18015 u^2 1% utilization.
Elapsed time: 0:03.14[h:]min:sec. CPU time: user 15.15 sys 0.29 (491%). Peak memory: 548216KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 44 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 119881um.
[INFO RSZ-0039] Resized 17 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 3 tie gf180mcu_fd_sc_mcu9t5v0__tiel instances.
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 21806 u^2 1% utilization.
Instance count before 2282, after 2372
Pin count before 317, after 495
Elapsed time: 0:01.17[h:]min:sec. CPU time: user 0.92 sys 0.25 (100%). Peak memory: 494440KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       3984.9 u
average displacement        1.7 u
max displacement           58.8 u
original HPWL           10013.5 u
legalized HPWL          14282.4 u
delta HPWL                   43 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 2372 cells, 92 terminals, 220 edges, 587 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 2464, edges 220, pins 587
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 50400 10080 units.
[INFO DPO-0320] Collected 2289 fixed cells.
[INFO DPO-0318] Collected 175 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400960, 403200) - (2998240, 2993760)
[INFO DPO-0310] Assigned 175 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.841195e+07.
[INFO DPO-0301] Pass   2 of matching; objective is 2.803367e+07.
[INFO DPO-0302] End of matching; objective is 2.803367e+07, improvement is 1.33 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.718709e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.712608e+07.
[INFO DPO-0307] End of global swaps; objective is 2.712608e+07, improvement is 3.24 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.700812e+07.
[INFO DPO-0309] End of vertical swaps; objective is 2.700812e+07, improvement is 0.43 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.681493e+07.
[INFO DPO-0305] End of reordering; objective is 2.681493e+07, improvement is 0.72 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3500, swaps 913, moves   424 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.681493e+07, Scratch cost 2.627990e+07, Incremental cost 2.627990e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.627990e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 2.00 percent.
[INFO DPO-0332] End of pass, Generator displacement called 3500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 7000, swaps 1741, moves   814 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.627990e+07, Scratch cost 2.611670e+07, Incremental cost 2.611670e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.611670e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.62 percent.
[INFO DPO-0328] End of random improver; improvement is 2.603867 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 84 cell orientations for row compatibility.
[INFO DPO-0383] Performed 66 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.563346e+07, improvement is 1.85 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            14282.4 u
Final HPWL               12799.6 u
Delta HPWL                 -10.4 %

[INFO DPL-0020] Mirrored 2 instances
[INFO DPL-0021] HPWL before           12799.6 u
[INFO DPL-0022] HPWL after            12790.5 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 21806 u^2 1% utilization.
Elapsed time: 0:01.13[h:]min:sec. CPU time: user 1.04 sys 0.09 (100%). Peak memory: 253640KB.
cp ./results/gf180/riscv_v_csr/base/3_5_place_dp.odb ./results/gf180/riscv_v_csr/base/3_place.odb
cp ./results/gf180/riscv_v_csr/base/2_floorplan.sdc ./results/gf180/riscv_v_csr/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_20.
[INFO CTS-0051] Sink buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_20.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    gf180mcu_fd_sc_mcu9t5v0__clkbuf_20
[INFO CTS-0049] Characterization buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_20.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 37 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 37.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0023]  Original sink region: [(1527740, 1577455), (2976900, 2968495)].
[INFO CTS-0024]  Normalized sink region: [(30.3123, 31.2987), (59.0655, 58.8987)].
[INFO CTS-0025]     Width:  28.7532.
[INFO CTS-0026]     Height: 27.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 14.3766 X 27.6000
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 14.3766 X 13.8000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 37.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 40
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 1258.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
[INFO RSZ-0058] Using max wire length 119881um.
Placement Analysis
---------------------------------
total displacement         35.2 u
average displacement        0.0 u
max displacement            7.8 u
original HPWL           14141.4 u
legalized HPWL          14462.8 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14462.8 u
legalized HPWL          14462.8 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 22737 u^2 1% utilization.
Elapsed time: 0:02.07[h:]min:sec. CPU time: user 1.76 sys 0.30 (99%). Peak memory: 649268KB.
cp ./results/gf180/riscv_v_csr/base/4_1_cts.odb ./results/gf180/riscv_v_csr/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/gf180/riscv_v_csr/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: Metal1
[INFO GRT-0021] Max routing layer: Metal5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.5600  line-2-Via Pitch: 0.4750
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5600
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5600
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5600
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.9000  line-2-Via Pitch: 0.8200
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 38
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 3254

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal     476684        236246          50.44%
Metal2     Vertical       476684        281423          40.96%
Metal3     Horizontal     476684        284439          40.33%
Metal4     Vertical       476684        242687          49.09%
Metal5     Horizontal     286046        144288          49.56%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 527
[INFO GRT-0198] Via related Steiner nodes: 21
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 743
[INFO GRT-0112] Final usage 3D: 3935

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1          236246           654            0.28%             0 /  0 /  0
Metal2          281423           764            0.27%             0 /  0 /  0
Metal3          284439           200            0.07%             0 /  0 /  0
Metal4          242687            88            0.04%             0 /  0 /  0
Metal5          144288             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          1189083          1706            0.14%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 18597 um
[INFO GRT-0014] Routed nets: 225
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 119881um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14462.8 u
legalized HPWL          14462.8 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14462.8 u
legalized HPWL          14462.8 u
delta HPWL                    0 %

Repair antennas...
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[INFO GRT-0012] Found 0 antenna violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 22924 u^2 1% utilization.
[INFO FLW-0007] clock clk period 20.000000
[INFO FLW-0008] Clock clk period 9.921
[INFO FLW-0009] Clock clk slack 9.557
[INFO FLW-0011] Path endpoint count 154
Elapsed time: 0:01.98[h:]min:sec. CPU time: user 2.22 sys 0.30 (126%). Peak memory: 648476KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/gf180/riscv_v_csr/base/5_route_drc.rpt -output_maze ./results/gf180/riscv_v_csr/base/maze.log -bottom_routing_layer Metal1 -top_routing_layer Metal5 -disable_via_gen -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     229
Number of vias:       64
Number of viarulegen: 18

[INFO DRT-0150] Reading design.

Design:                   riscv_v_csr
Die area:                 ( 0 0 ) ( 3000000 3000000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     2413
Number of terminals:      92
Number of snets:          2
Number of nets:           225

[INFO DRT-0167] List of default vias:
  Layer Via1
    default via: Via1_HV
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_1_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 33.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 22620.
[INFO DRT-0033] Via1 shape region query size = 29928.
[INFO DRT-0033] Metal2 shape region query size = 276834.
[INFO DRT-0033] Via2 shape region query size = 261870.
[INFO DRT-0033] Metal3 shape region query size = 523784.
[INFO DRT-0033] Via3 shape region query size = 261870.
[INFO DRT-0033] Metal4 shape region query size = 262788.
[INFO DRT-0033] Via4 shape region query size = 12992.
[INFO DRT-0033] Metal5 shape region query size = 840.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 64 pins.
[INFO DRT-0081]   Complete 27 unique inst patterns.
[INFO DRT-0084]   Complete 87 groups.
#scanned instances     = 2413
#unique  instances     = 33
#stdCellGenAp          = 528
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 442
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 505
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 269.96 (MB), peak = 282.08 (MB)

[INFO DRT-0157] Number of guides:     1217

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 178 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 178 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[WARNING DRT-0225] _00_ 19 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net9 3 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net21 1 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net29 3 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net39 8 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net47 1 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net52 1 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net62 6 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] net81 1 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] clknet_2_0__leaf_clk 4 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] clknet_2_1__leaf_clk 5 pin not visited, fall back to feedthrough mode.
[WARNING DRT-0225] clknet_2_2__leaf_clk 1 pin not visited, fall back to feedthrough mode.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 456.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 276.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 103.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 51.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 327 vertical wires in 4 frboxes and 559 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 51 vertical wires in 4 frboxes and 211 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 447.71 (MB), peak = 447.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.71 (MB), peak = 447.71 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 447.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 451.08 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:01, memory = 461.46 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:01, memory = 461.46 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:02, memory = 461.46 (MB).
    Completing 60% with 139 violations.
    elapsed time = 00:00:02, memory = 461.46 (MB).
    Completing 70% with 139 violations.
    elapsed time = 00:00:02, memory = 461.46 (MB).
    Completing 80% with 203 violations.
    elapsed time = 00:00:03, memory = 462.71 (MB).
    Completing 90% with 203 violations.
    elapsed time = 00:00:03, memory = 462.71 (MB).
    Completing 100% with 276 violations.
    elapsed time = 00:00:04, memory = 462.71 (MB).
[INFO DRT-0199]   Number of violations = 378.
Viol/Layer      Metal1   Via1 Metal2   Via2 Metal3
Cut Spacing          0      2      0      0      0
Metal Spacing      101      0      5      0      0
Recheck             64      0     35      0      3
Short              124     14     25      5      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 761.46 (MB), peak = 761.46 (MB)
Total wire length = 15342 um.
Total wire length on LAYER Metal1 = 2665 um.
Total wire length on LAYER Metal2 = 7070 um.
Total wire length on LAYER Metal3 = 4610 um.
Total wire length on LAYER Metal4 = 995 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1199.
Up-via summary (total 1199):

---------------
  Poly2       0
 Metal1     679
 Metal2     461
 Metal3      59
 Metal4       0
---------------
           1199


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 378 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 20% with 378 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 30% with 367 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 40% with 367 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 50% with 367 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 60% with 286 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 70% with 286 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:01, memory = 761.46 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:01, memory = 761.46 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 761.46 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer      Metal1
Metal Spacing        5
Short                8
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 761.46 (MB), peak = 761.46 (MB)
Total wire length = 15151 um.
Total wire length on LAYER Metal1 = 2538 um.
Total wire length on LAYER Metal2 = 6909 um.
Total wire length on LAYER Metal3 = 4686 um.
Total wire length on LAYER Metal4 = 1017 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1105.
Up-via summary (total 1105):

---------------
  Poly2       0
 Metal1     624
 Metal2     420
 Metal3      61
 Metal4       0
---------------
           1105


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer      Metal1
Metal Spacing        2
Short                8
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 761.46 (MB), peak = 761.46 (MB)
Total wire length = 15159 um.
Total wire length on LAYER Metal1 = 2546 um.
Total wire length on LAYER Metal2 = 6909 um.
Total wire length on LAYER Metal3 = 4686 um.
Total wire length on LAYER Metal4 = 1017 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1105.
Up-via summary (total 1105):

---------------
  Poly2       0
 Metal1     624
 Metal2     420
 Metal3      61
 Metal4       0
---------------
           1105


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 761.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 761.46 (MB), peak = 761.46 (MB)
Total wire length = 15159 um.
Total wire length on LAYER Metal1 = 2295 um.
Total wire length on LAYER Metal2 = 6918 um.
Total wire length on LAYER Metal3 = 4928 um.
Total wire length on LAYER Metal4 = 1017 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1129.
Up-via summary (total 1129):

---------------
  Poly2       0
 Metal1     638
 Metal2     430
 Metal3      61
 Metal4       0
---------------
           1129


[INFO DRT-0198] Complete detail routing.
Total wire length = 15159 um.
Total wire length on LAYER Metal1 = 2295 um.
Total wire length on LAYER Metal2 = 6918 um.
Total wire length on LAYER Metal3 = 4928 um.
Total wire length on LAYER Metal4 = 1017 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1129.
Up-via summary (total 1129):

---------------
  Poly2       0
 Metal1     638
 Metal2     430
 Metal3      61
 Metal4       0
---------------
           1129


[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:07, memory = 761.46 (MB), peak = 761.46 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 0:09.74[h:]min:sec. CPU time: user 22.37 sys 0.36 (233%). Peak memory: 780628KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement gf180mcu_fd_sc_mcu9t5v0__fill_64 gf180mcu_fd_sc_mcu9t5v0__fill_32 gf180mcu_fd_sc_mcu9t5v0__fill_16 gf180mcu_fd_sc_mcu9t5v0__fill_8 gf180mcu_fd_sc_mcu9t5v0__fill_4 gf180mcu_fd_sc_mcu9t5v0__fill_2 gf180mcu_fd_sc_mcu9t5v0__fill_1
[INFO DPL-0001] Placed 12183 filler instances.
Elapsed time: 0:01.05[h:]min:sec. CPU time: user 0.95 sys 0.10 (100%). Peak memory: 256436KB.
cp ./results/gf180/riscv_v_csr/base/5_3_fillcell.odb ./results/gf180/riscv_v_csr/base/5_route.odb
cp ./results/gf180/riscv_v_csr/base/4_cts.sdc ./results/gf180/riscv_v_csr/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/gf180/riscv_v_csr/base/5_route.odb ./results/gf180/riscv_v_csr/base/6_1_fill.odb
Elapsed time: 0:00.80[h:]min:sec. CPU time: user 0.71 sys 0.08 (100%). Peak memory: 170580KB.
cp ./results/gf180/riscv_v_csr/base/5_route.sdc ./results/gf180/riscv_v_csr/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/openROAD/rcx/gf180mcu_1p5m_1tm_9k_sp_smim_OPTB_bst.rules ...
[INFO RCX-0436] RC segment generation riscv_v_csr (max_merge_res 50.0) ...
[INFO RCX-0040] Final 621 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_csr ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 23% of 9284 wires extracted
[INFO RCX-0442] 91% of 9284 wires extracted
[INFO RCX-0442] 100% of 9284 wires extracted
[INFO RCX-0045] Extract 225 nets, 846 rsegs, 846 caps, 1276 ccs
[INFO RCX-0443] 225 nets finished
IR drop analysis for power nets is skipped because PWR_NETS_VOLTAGES is undefined
IR drop analysis for ground nets is skipped because GND_NETS_VOLTAGES is undefined
Cell type report:                       Count       Area
  Endcap cell                             514    2901.43
  Fill cell                             12183 1659904.24
  Tap cell                               1683    9500.20
  Antenna cell                             33     186.28
  Tie cell                                  3      33.87
  Buffer                                    9     352.80
  Clock buffer                              5     874.94
  Timing Repair Buffer                     88    3745.32
  Inverter                                  1      95.96
  Clock inverter                            3      56.45
  Sequential cell                          37    3575.98
  Multi-Input combinational cell           37    1600.30
  Total                                 14596 1682827.78
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 22924 u^2 1% utilization.
Elapsed time: 0:02.40[h:]min:sec. CPU time: user 2.26 sys 0.16 (100%). Peak memory: 265132KB.
cp ./results/gf180/riscv_v_csr/base/5_route.sdc ./results/gf180/riscv_v_csr/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef ./objects/gf180/riscv_v_csr/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/gf180/riscv_v_csr/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/KLayout/gf180mcu_5LM_1TM_9K_9t.lyt > ./objects/gf180/riscv_v_csr/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/*map</map-file>,g' ./objects/gf180/riscv_v_csr/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_csr \
        -rd in_def=./results/gf180/riscv_v_csr/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__antenna.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_20.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_20.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_20.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__endcap.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_32.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_64.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_32.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_64.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__filltie.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__hold.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_20.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_12.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_16.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_3.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_8.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__tieh.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__tiel.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_4.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_1.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_2.gds /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_4.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/gf180/riscv_v_csr/base/6_1_merged.gds \
        -rd tech_file=./objects/gf180/riscv_v_csr/base/klayout.lyt \
        -rd layer_map=/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/gf180/riscv_v_csr/base/6_1_merge.log
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 12: purpose VIAFILL ignored for layer Metal1
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 13: purpose VIAFILLOPC ignored for layer Metal1
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 16: NAME record ignored for purpose: SPNET
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 24: purpose VIAFILL ignored for layer Via1
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 25: purpose VIAFILLOPC ignored for layer Via1
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 37: purpose VIAFILL ignored for layer Metal2
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 38: purpose VIAFILLOPC ignored for layer Metal2
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 41: NAME record ignored for purpose: SPNET
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 49: purpose VIAFILL ignored for layer Via2
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 50: purpose VIAFILLOPC ignored for layer Via2
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 62: purpose VIAFILL ignored for layer Metal3
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 63: purpose VIAFILLOPC ignored for layer Metal3
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 66: NAME record ignored for purpose: SPNET
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 74: purpose VIAFILL ignored for layer Via3
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 75: purpose VIAFILLOPC ignored for layer Via3
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 87: purpose VIAFILL ignored for layer Metal4
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 88: purpose VIAFILLOPC ignored for layer Metal4
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 91: NAME record ignored for purpose: SPNET
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 99: purpose VIAFILL ignored for layer Via4
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 100: purpose VIAFILLOPC ignored for layer Via4
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 112: purpose VIAFILL ignored for layer Metal5
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 113: purpose VIAFILLOPC ignored for layer Metal5
Warning: Reading layer map file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_5LM_1TM_9K_9t_edi2gds.layermap, line 116: NAME record ignored for purpose: SPNET
Warning: No mapping for purpose 'OUTLINE' - layer is ignored
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addf_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__addh_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and3_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__and4_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__antenna.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi211_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi21_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi221_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi222_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__aoi22_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_20.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__buf_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__bufz_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_20.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_20.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__clkinv_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnrsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffnsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffrsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dffsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlya_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyb_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyc_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__dlyd_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__endcap.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_32.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_64.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fill_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_32.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_64.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__fillcap_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__filltie.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__hold.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtn_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__icgtp_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_20.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__inv_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_12.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_16.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_3.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__invz_8.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latrsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__latsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__mux4_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand3_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nand4_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor3_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__nor4_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai211_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai21_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai221_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai222_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai22_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai31_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai32_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__oai33_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or3_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__or4_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffrsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__sdffsnq_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__tieh.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__tiel.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xnor3_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor2_4.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_1.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_2.gds
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/gf180/gds/9t/gf180mcu_fd_sc_mcu9t5v0__xor3_4.gds
[INFO] Copying toplevel cell 'riscv_v_csr'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/gf180/riscv_v_csr/base/6_1_merged.gds'
Elapsed time: 0:21.62[h:]min:sec. CPU time: user 21.43 sys 0.19 (99%). Peak memory: 474948KB.
cp results/gf180/riscv_v_csr/base/6_1_merged.gds results/gf180/riscv_v_csr/base/6_final.gds
./logs/gf180/riscv_v_csr/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    1             64
1_1_yosys_canonicalize                       0             73
1_1_yosys_hier_report                        0             12
2_1_floorplan                                0            139
2_2_floorplan_io                             0            136
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          0            136
2_5_floorplan_tapcell                        0            137
2_6_floorplan_pdn                            2            164
3_1_place_gp_skip_io                         2            167
3_2_place_iop                                0            162
3_3_place_gp                                 3            535
3_4_place_resized                            1            482
3_5_place_dp                                 1            247
4_1_cts                                      2            634
5_1_grt                                      1            633
5_2_route                                    9            762
5_3_fillcell                                 1            250
6_1_fill                                     0            166
6_1_merge                                   21            463
6_report                                     2            258
Total                                       46            762
