// Seed: 3108220575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  inout wire id_2;
  input wire id_1;
  generate
    logic id_5;
    ;
  endgenerate
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6
);
  assign id_0 = 1;
  final
    if (1) @(posedge 1'b0);
    else @(posedge 1 or -1'd0) @(id_4);
  logic id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
