module dflipflopBLM(q,qb,di,cl,clk);    output q;    output qb;    input di;    input cl;    input clk;    reg q;	 assign qb=~q;	 always@(negedge clk or posedge cl)	 begin	 if(cl)		q=1'b0;		else		q=di;endendmodule