* CIP: Selective Disclosure as of 08/29/2019
*****************************************************************************
* PSpice Model Editor - Version 16.2.0
*$
* TLC6C598
*****************************************************************************
* (C) Copyright 2012 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TLC6C598
* Date: 20DEC2012
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2
* Datasheet: SLIS142A DECEMBER 2012 - REVISED DECEMBER 2012
* Reference Design : SCAU051– NOVEMBER 2012
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
.SUBCKT TLC6C598_TRANS VCC SER_IN DRAIN0 DRAIN1 DRAIN2 DRAIN3 CLR_B G_B 
+ SER_OUT RCK DRAIN4 DRAIN5 DRAIN6 DRAIN7 SRCK GND

R_R2         N16774528 SER_IN_LOGIC  1 TC=0,0 
X_U9         N16805840 N16786634 N16784005 Q7 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C2         0 SER_IN_LOGIC  100p  TC=0,0 
C_U14_C1         0 DRAIN1  30p  TC=0,0 
X_U14_U23         U14_Q1 G U14_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U14_U6         Q1 N22464 SRCK_LOGIC U14_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U14_C7         0 U14_N16787300  1n  
R_U14_R7         U14_N16787304 U14_N16787300  1  
E_U14_ABM5         U14_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U14_S30    U14_N16786286 0 DRAIN1 0 Single_Channel_U14_S30 
X_U14_U14         U14_Q1 N22468 RCK_LOGIC Q1 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U14_D13         0 DRAIN1 d_d1 PARAMS: 
X_U14_U7         0 U14_N16787300 U14_GATE U14_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U14_U24         Q0 U14_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
X_U614         G_B_L G INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_ABM2         N16774556 0 VALUE { IF(V(SRCK) > 2.4, 1,0)    }
E_ABM3         N16774566 0 VALUE { IF(V(RCK) > 2.4, 1,0)    }
E_ABM6         N16810074 0 VALUE { IF(V(G_B) > 2.4, 1,0)    }
C_U10_C1         0 DRAIN6  30p  TC=0,0 
X_U10_U23         U10_Q1 G U10_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U6         Q6 N22464 SRCK_LOGIC U10_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C7         0 U10_N16787300  1n  
R_U10_R7         U10_N16787304 U10_N16787300  1  
E_U10_ABM5         U10_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U10_S30    U10_N16786286 0 DRAIN6 0 Single_Channel_U10_S30 
X_U10_U14         U10_Q1 N22468 RCK_LOGIC Q6 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_D13         0 DRAIN6 d_d1 PARAMS: 
X_U10_U7         0 U10_N16787300 U10_GATE U10_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U10_U24         Q5 U10_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
C_U15_C1         0 DRAIN2  30p  TC=0,0 
X_U15_U23         U15_Q1 G U15_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15_U6         Q2 N22464 SRCK_LOGIC U15_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U15_C7         0 U15_N16787300  1n  
R_U15_R7         U15_N16787304 U15_N16787300  1  
E_U15_ABM5         U15_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U15_S30    U15_N16786286 0 DRAIN2 0 Single_Channel_U15_S30 
X_U15_U14         U15_Q1 N22468 RCK_LOGIC Q2 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U15_D13         0 DRAIN2 d_d1 PARAMS: 
X_U15_U7         0 U15_N16787300 U15_GATE U15_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U15_U24         Q1 U15_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
R_R3         N16774556 SRCK_LOGIC  1 TC=0,0 
R_R7         N16810074 G_B_L  1 TC=0,0 
C_C6         0 G_B_L  100p  TC=0,0 
X_U615         N16786634 N16806737 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
C_C3         0 SRCK_LOGIC  100p  TC=0,0 
C_U8_C1         0 DRAIN7  30p  TC=0,0 
X_U8_U23         U8_Q1 G U8_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U6         Q7 N22464 SRCK_LOGIC U8_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_C7         0 U8_N16787300  1n  
R_U8_R7         U8_N16787304 U8_N16787300  1  
E_U8_ABM5         U8_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U8_S30    U8_N16786286 0 DRAIN7 0 Single_Channel_U8_S30 
X_U8_U14         U8_Q1 N22468 RCK_LOGIC Q7 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_D13         0 DRAIN7 d_d1 PARAMS: 
X_U8_U7         0 U8_N16787300 U8_GATE U8_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U8_U24         Q6 U8_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
C_U11_C1         0 DRAIN5  30p  TC=0,0 
X_U11_U23         U11_Q1 G U11_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U6         Q5 N22464 SRCK_LOGIC U11_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U11_C7         0 U11_N16787300  1n  
R_U11_R7         U11_N16787304 U11_N16787300  1  
E_U11_ABM5         U11_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U11_S30    U11_N16786286 0 DRAIN5 0 Single_Channel_U11_S30 
X_U11_U14         U11_Q1 N22468 RCK_LOGIC Q5 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_D13         0 DRAIN5 d_d1 PARAMS: 
X_U11_U7         0 U11_N16787300 U11_GATE U11_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U11_U24         Q4 U11_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
C_U16_C1         0 DRAIN3  30p  TC=0,0 
X_U16_U23         U16_Q1 G U16_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U16_U6         Q3 N22464 SRCK_LOGIC U16_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U16_C7         0 U16_N16787300  1n  
R_U16_R7         U16_N16787304 U16_N16787300  1  
E_U16_ABM5         U16_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U16_S30    U16_N16786286 0 DRAIN3 0 Single_Channel_U16_S30 
X_U16_U14         U16_Q1 N22468 RCK_LOGIC Q3 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U16_D13         0 DRAIN3 d_d1 PARAMS: 
X_U16_U7         0 U16_N16787300 U16_GATE U16_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U16_U24         Q2 U16_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
R_R5         GND 0  1m TC=0,0 
E_ABM4         SER_OUT 0 VALUE { IF(V(N16806737) > 0.5, V(VCC),0)    }
R_R4         N16774566 RCK_LOGIC  1 TC=0,0 
V_V1         SET1 0 1
C_U12_C1         0 DRAIN4  30p  TC=0,0 
X_U12_U23         U12_Q1 G U12_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U6         Q4 N22464 SRCK_LOGIC U12_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U12_C7         0 U12_N16787300  1n  
R_U12_R7         U12_N16787304 U12_N16787300  1  
E_U12_ABM5         U12_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U12_S30    U12_N16786286 0 DRAIN4 0 Single_Channel_U12_S30 
X_U12_U14         U12_Q1 N22468 RCK_LOGIC Q4 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_D13         0 DRAIN4 d_d1 PARAMS: 
X_U12_U7         0 U12_N16787300 U12_GATE U12_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U12_U24         Q3 U12_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
C_C4         0 RCK_LOGIC  100p  TC=0,0 
E_ABM1         N16774528 0 VALUE { IF(V(SER_IN) > 2.4, 1,0)    }
E_ABM5         N16809479 0 VALUE { IF(V(CLR_B) > 2.4, 1,0)    }
X_U613         SRCK_LOGIC N16784005 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R6         N16809479 CLR_B_L  1 TC=0,0 
C_U13_C1         0 DRAIN0  30p  TC=0,0 
X_U13_U23         U13_Q1 G U13_GATE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U13_U6         Q0 N22464 SRCK_LOGIC U13_N16780890 CLR_B_L SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U13_C7         0 U13_N16787300  1n  
R_U13_R7         U13_N16787304 U13_N16787300  1  
E_U13_ABM5         U13_N16787304 0 VALUE { IF(V(VCC)<1.3,V(VCC),  
+ -0.0105*V(VCC)*V(VCC)+0.112*V(VCC)+0.5684)   }
X_U13_S30    U13_N16786286 0 DRAIN0 0 Single_Channel_U13_S30 
X_U13_U14         U13_Q1 N22468 RCK_LOGIC Q0 CLR_B_L SET1 DFFSBRB_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U13_D13         0 DRAIN0 d_d1 PARAMS: 
X_U13_U7         0 U13_N16787300 U13_GATE U13_N16786286 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U13_U24         SER_IN_LOGIC U13_N16780890 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30n
C_C5         0 CLR_B_L  100p  TC=0,0 

.ENDS TLC6C598_TRANS
*$
.subckt Single_Channel_U14_S30 1 2 3 4  
S_U14_S30         3 4 1 2 _U14_S30
RS_U14_S30         1 2 1G
.MODEL         _U14_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U14_S30
*$
.subckt Single_Channel_U10_S30 1 2 3 4  
S_U10_S30         3 4 1 2 _U10_S30
RS_U10_S30         1 2 1G
.MODEL         _U10_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U10_S30
*$
.subckt Single_Channel_U15_S30 1 2 3 4  
S_U15_S30         3 4 1 2 _U15_S30
RS_U15_S30         1 2 1G
.MODEL         _U15_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U15_S30
*$
.subckt Single_Channel_U8_S30 1 2 3 4  
S_U8_S30         3 4 1 2 _U8_S30
RS_U8_S30         1 2 1G
.MODEL         _U8_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U8_S30
*$
.subckt Single_Channel_U11_S30 1 2 3 4  
S_U11_S30         3 4 1 2 _U11_S30
RS_U11_S30         1 2 1G
.MODEL         _U11_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U11_S30
*$
.subckt Single_Channel_U16_S30 1 2 3 4  
S_U16_S30         3 4 1 2 _U16_S30
RS_U16_S30         1 2 1G
.MODEL         _U16_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U16_S30
*$
.subckt Single_Channel_U12_S30 1 2 3 4  
S_U12_S30         3 4 1 2 _U12_S30
RS_U12_S30         1 2 1G
.MODEL         _U12_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U12_S30
*$
.subckt Single_Channel_U13_S30 1 2 3 4  
S_U13_S30         3 4 1 2 _U13_S30
RS_U13_S30         1 2 1G
.MODEL         _U13_S30 VSWITCH Roff=100k Ron=5 Voff=0 Von=1
.ends Single_Channel_U13_S30
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
