//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Sep  1 18:00:47 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n127_6,
  w_sprite_mode2_4,
  n1177_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  ff_color_latched,
  w_sprite_collision,
  w_status_border_detect,
  ff_v_active_8,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  n1645_4,
  n1655_4,
  n1679_4,
  n1685_4,
  n959_38,
  ff_vram_valid_7,
  n1060_11,
  n1063_14,
  n959_42,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n127_6;
input w_sprite_mode2_4;
input n1177_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input ff_color_latched;
input w_sprite_collision;
input w_status_border_detect;
input ff_v_active_8;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [9:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output n1645_4;
output n1655_4;
output n1679_4;
output n1685_4;
output n959_38;
output ff_vram_valid_7;
output n1060_11;
output n1063_14;
output n959_42;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [1:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1520_4;
wire n1540_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1060_8;
wire n1063_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1060_10;
wire n1063_10;
wire n255_8;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1635_4;
wire n391_4;
wire n393_4;
wire n1638_4;
wire n1652_4;
wire n1720_4;
wire n1744_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_39;
wire n961_39;
wire n961_40;
wire n962_36;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire n966_43;
wire ff_vram_valid_9;
wire ff_vram_address_13_7;
wire n1060_12;
wire n1063_11;
wire n1063_12;
wire n1063_15;
wire n377_5;
wire n391_5;
wire n959_41;
wire n960_40;
wire n962_37;
wire n962_38;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1060_13;
wire n1060_14;
wire n1060_15;
wire n1060_16;
wire n1063_16;
wire n1063_17;
wire n1063_18;
wire n1060_17;
wire n1060_18;
wire n387_6;
wire n392_6;
wire n1794_5;
wire ff_vram_address_inc_8;
wire ff_vram_write_8;
wire n1663_6;
wire n202_6;
wire n201_6;
wire n960_42;
wire n1063_20;
wire n1708_5;
wire n1671_6;
wire ff_vram_address_16_9;
wire n1679_6;
wire n1736_5;
wire n1716_5;
wire n1685_6;
wire ff_vram_valid_11;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1514_7;
wire n879_6;
wire n1693_5;
wire n1635_7;
wire n1744_6;
wire n1696_5;
wire n1638_6;
wire n1749_5;
wire n1720_6;
wire n1652_6;
wire n1645_6;
wire n1755_5;
wire n1728_5;
wire n1669_5;
wire n1655_6;
wire n960_44;
wire n47_8;
wire n254_10;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [3:2] ff_status_register_pointer_0;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1514_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1514_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1514_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1514_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1514_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1514_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1514_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(n919_4),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n919_s0.INIT=8'hC5;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1520_s1 (
    .F(n1520_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1514_7) 
);
defparam n1520_s1.INIT=8'h3A;
  LUT3 n1540_s0 (
    .F(n1540_3),
    .I0(n96_6),
    .I1(n1638_4),
    .I2(n1720_4) 
);
defparam n1540_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_38),
    .I1(w_status_color[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_42),
    .I1(w_status_border_position[6]),
    .I2(n960_44),
    .I3(n960_39) 
);
defparam n960_s22.INIT=16'h0D00;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_38),
    .I1(w_status_color[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT3 n962_s21 (
    .F(n962_35),
    .I0(n960_42),
    .I1(w_status_border_position[4]),
    .I2(n962_36) 
);
defparam n962_s21.INIT=8'h0D;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_38),
    .I1(w_status_color[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer_0[2]),
    .I2(ff_status_register_pointer_0[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n960_42),
    .I2(ff_status_register_pointer_0[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n966_s25.INIT=16'h77F0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1514_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1514_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1540_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(n127_6),
    .I2(ff_vram_valid_11),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1514_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1060_s3 (
    .F(n1060_8),
    .I0(n1060_11),
    .I1(n1060_12),
    .I2(n1060_10) 
);
defparam n1060_s3.INIT=8'h4F;
  LUT4 n1063_s3 (
    .F(n1063_8),
    .I0(n1063_11),
    .I1(n1063_12),
    .I2(n1063_20),
    .I3(n1063_10) 
);
defparam n1063_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1060_s4 (
    .F(n1060_10),
    .I0(n1060_11),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1060_s4.INIT=8'hE0;
  LUT4 n1063_s4 (
    .F(n1063_10),
    .I0(n1063_14),
    .I1(n1063_15),
    .I2(ff_line_interrupt_enable),
    .I3(n1060_11) 
);
defparam n1063_s4.INIT=16'h77F0;
  LUT3 n255_s3 (
    .F(n255_8),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n255_s3.INIT=8'hF4;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n383_4),
    .I3(n377_5) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1635_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1638_s1 (
    .F(n1638_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1638_s1.INIT=8'h10;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1645_s1.INIT=8'h10;
  LUT4 n1652_s1 (
    .F(n1652_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1652_s1.INIT=16'h1000;
  LUT3 n1655_s1 (
    .F(n1655_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1655_s1.INIT=8'h40;
  LUT3 n1679_s1 (
    .F(n1679_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1679_s1.INIT=8'h40;
  LUT3 n1685_s1 (
    .F(n1685_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1685_s1.INIT=8'h80;
  LUT4 n1720_s1 (
    .F(n1720_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1720_s1.INIT=16'h1000;
  LUT4 n1744_s1 (
    .F(n1744_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1744_s1.INIT=16'h4000;
  LUT4 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n919_s1.INIT=16'h807F;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(ff_status_register_pointer_0[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer_0[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s24.INIT=16'h4000;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_frame_interrupt),
    .I1(ff_status_register_pointer[1]),
    .I2(n959_41),
    .I3(n1063_14) 
);
defparam n959_s25.INIT=16'h1F00;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n959_42),
    .I2(w_status_border_position[7]),
    .I3(n960_42) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(n959_42),
    .I2(w_status_color[6]),
    .I3(n959_38) 
);
defparam n960_s25.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1063_14) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n959_42),
    .I2(w_status_border_position[5]),
    .I3(n960_42) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(n962_37),
    .I1(n962_38),
    .I2(ff_status_register_pointer_0[3]),
    .I3(ff_status_register_pointer_0[2]) 
);
defparam n962_s22.INIT=16'h0C05;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1063_14) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n959_42),
    .I2(w_status_border_position[3]),
    .I3(n960_42) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer_0[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(n965_43),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(n965_44) 
);
defparam n965_s24.INIT=16'h007F;
  LUT3 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=8'h35;
  LUT2 n966_s28 (
    .F(n966_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer_0[2]) 
);
defparam n966_s28.INIT=4'h1;
  LUT2 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_valid_s4.INIT=4'h1;
  LUT2 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s6.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1060_s5 (
    .F(n1060_11),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid),
    .I3(ff_port1) 
);
defparam n1060_s5.INIT=16'h1000;
  LUT4 n1060_s6 (
    .F(n1060_12),
    .I0(n1060_13),
    .I1(n1060_14),
    .I2(n1060_15),
    .I3(n1060_16) 
);
defparam n1060_s6.INIT=16'h8000;
  LUT4 n1063_s5 (
    .F(n1063_11),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1063_s5.INIT=16'h9009;
  LUT4 n1063_s6 (
    .F(n1063_12),
    .I0(n1060_11),
    .I1(n1063_16),
    .I2(n1063_17),
    .I3(n1063_18) 
);
defparam n1063_s6.INIT=16'h4000;
  LUT2 n1063_s8 (
    .F(n1063_14),
    .I0(ff_status_register_pointer_0[2]),
    .I1(ff_status_register_pointer_0[3]) 
);
defparam n1063_s8.INIT=4'h1;
  LUT2 n1063_s9 (
    .F(n1063_15),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1063_s9.INIT=4'h4;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[12]) 
);
defparam n377_s2.INIT=16'h8000;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_color_latched),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'hC05F;
  LUT4 n959_s28 (
    .F(n959_42),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer_0[3]),
    .I2(ff_status_register_pointer_0[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=16'h1000;
  LUT4 n960_s26 (
    .F(n960_40),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s26.INIT=16'h3FF5;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=16'hCA00;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=16'h3500;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT3 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer_0[2]) 
);
defparam n965_s25.INIT=8'hCA;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer_0[2]) 
);
defparam n965_s26.INIT=16'h0B00;
  LUT4 n1060_s7 (
    .F(n1060_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1060_s7.INIT=16'h4000;
  LUT4 n1060_s8 (
    .F(n1060_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1060_17) 
);
defparam n1060_s8.INIT=16'h1000;
  LUT4 n1060_s9 (
    .F(n1060_15),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n1060_18) 
);
defparam n1060_s9.INIT=16'h1000;
  LUT4 n1060_s10 (
    .F(n1060_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1060_s10.INIT=16'h1000;
  LUT2 n1063_s10 (
    .F(n1063_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]) 
);
defparam n1063_s10.INIT=4'h9;
  LUT4 n1063_s11 (
    .F(n1063_17),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1063_s11.INIT=16'h9009;
  LUT4 n1063_s12 (
    .F(n1063_18),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1063_s12.INIT=16'h9009;
  LUT4 n1060_s11 (
    .F(n1060_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1060_s11.INIT=16'h0100;
  LUT4 n1060_s12 (
    .F(n1060_18),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1060_s12.INIT=16'h0001;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT4 n1794_s1 (
    .F(n1794_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1794_s1.INIT=16'h0008;
  LUT4 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_6),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_address_inc_s4.INIT=16'h10FF;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_11),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 n1663_s2 (
    .F(n1663_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1663_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n960_s27 (
    .F(n960_42),
    .I0(ff_status_register_pointer_0[2]),
    .I1(ff_status_register_pointer_0[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n960_s27.INIT=16'h0004;
  LUT4 n1063_s13 (
    .F(n1063_20),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n1063_s13.INIT=16'h0009;
  LUT4 n1708_s1 (
    .F(n1708_5),
    .I0(n1652_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1708_s1.INIT=16'h2000;
  LUT4 n1671_s2 (
    .F(n1671_6),
    .I0(n1635_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1671_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1652_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1679_s2 (
    .F(n1679_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1679_s2.INIT=16'h2000;
  LUT4 n1736_s1 (
    .F(n1736_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1720_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT4 n1716_s1 (
    .F(n1716_5),
    .I0(n1652_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1716_s1.INIT=16'h8000;
  LUT4 n1685_s2 (
    .F(n1685_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1685_s2.INIT=16'h8000;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s7.INIT=16'h0400;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1514_s3 (
    .F(n1514_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1514_s3.INIT=16'h0800;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1720_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1693_s1 (
    .F(n1693_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1652_4) 
);
defparam n1693_s1.INIT=16'h0100;
  LUT4 n1635_s3 (
    .F(n1635_7),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1635_s3.INIT=16'h0002;
  LUT4 n1744_s2 (
    .F(n1744_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1744_4) 
);
defparam n1744_s2.INIT=16'h1000;
  LUT4 n1696_s1 (
    .F(n1696_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1652_4) 
);
defparam n1696_s1.INIT=16'h1000;
  LUT4 n1638_s2 (
    .F(n1638_6),
    .I0(n1635_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1638_s2.INIT=16'h0200;
  LUT4 n1749_s1 (
    .F(n1749_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1744_4) 
);
defparam n1749_s1.INIT=16'h1000;
  LUT4 n1720_s2 (
    .F(n1720_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1720_4) 
);
defparam n1720_s2.INIT=16'h1000;
  LUT4 n1652_s2 (
    .F(n1652_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1652_4) 
);
defparam n1652_s2.INIT=16'h1000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1645_s2.INIT=16'h0200;
  LUT4 n1755_s1 (
    .F(n1755_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1744_4) 
);
defparam n1755_s1.INIT=16'h4000;
  LUT4 n1728_s1 (
    .F(n1728_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1720_4) 
);
defparam n1728_s1.INIT=16'h4000;
  LUT4 n1669_s1 (
    .F(n1669_5),
    .I0(n1652_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1669_s1.INIT=16'h2000;
  LUT4 n1655_s2 (
    .F(n1655_6),
    .I0(n1635_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1655_s2.INIT=16'h2000;
  LUT3 n960_s28 (
    .F(n960_44),
    .I0(ff_status_register_pointer_0[2]),
    .I1(ff_status_register_pointer_0[3]),
    .I2(n960_40) 
);
defparam n960_s28.INIT=8'h10;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_11),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1540_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer_0[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer_0[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1744_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1744_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1514_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(w_pulse2),
    .D(n255_8),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1060_10),
    .CLK(clk85m),
    .CE(n1060_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1063_10),
    .CLK(clk85m),
    .CE(n1063_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer_0[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n62_9,
  reg_interlace_mode,
  reg_50hz_mode,
  n62_8,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n62_9;
input reg_interlace_mode;
input reg_50hz_mode;
input n62_8;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_9;
wire n429_8;
wire n428_8;
wire n428_9;
wire n427_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n101_8;
wire n99_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_7;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n380_8;
wire n380_9;
wire ff_v_active_9;
wire ff_v_active_10;
wire ff_interleaving_page_12;
wire n103_10;
wire ff_interleaving_page_14;
wire n427_11;
wire n98_10;
wire n380_11;
wire ff_blink_counter_3_14;
wire n95_10;
wire n97_10;
wire n54_10;
wire n160_10;
wire n162_10;
wire n452_8;
wire n58_10;
wire n59_9;
wire n95_12;
wire n98_12;
wire n101_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n430_11;
wire n159_10;
wire n54_12;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9_0;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT2 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5) 
);
defparam n264_s0.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n264_4),
    .I2(n380_4),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF400;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_11),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter[2]),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'h1C00;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_11),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_8),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_10),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_10),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_10),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_11),
    .I2(n380_7),
    .I3(n62_9) 
);
defparam n380_s1.INIT=16'hF400;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(n264_6) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_8),
    .I2(w_screen_pos_y[4]),
    .I3(n264_5) 
);
defparam ff_v_active_s3.INIT=16'h007F;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_14),
    .I2(ff_blink_counter_3_9),
    .I3(n430_11) 
);
defparam ff_interleaving_page_s4.INIT=16'hB000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'hCA;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_11) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s3.INIT=16'h0305;
  LUT2 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n428_s4.INIT=4'h1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_14) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s2.INIT=16'hEFF7;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n380_8),
    .I3(n380_9) 
);
defparam n380_s4.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_12),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n380_s5.INIT=16'h4000;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[3]) 
);
defparam n380_s6.INIT=16'h00F8;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT2 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_12),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s7.INIT=4'h1;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 ff_interleaving_page_s8 (
    .F(ff_interleaving_page_14),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page),
    .I3(n430_9) 
);
defparam ff_interleaving_page_s8.INIT=16'h0053;
  LUT3 n427_s5 (
    .F(n427_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n427_s5.INIT=8'h01;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_8),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n380_s7 (
    .F(n380_11),
    .I0(reg_50hz_mode),
    .I1(n62_8),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam n380_s7.INIT=16'h0400;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT3 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s4.INIT=8'h80;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n430_s5 (
    .F(n430_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n430_s5.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 n54_s5 (
    .F(n54_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s5.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9_0),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9_0),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n240_4,
  n440_5,
  n438_5,
  n317_8,
  w_screen_v_active,
  n6_8,
  reg_display_on,
  w_address_s_16_5,
  w_sprite_mode2_6,
  n1245_5,
  n1245_7,
  reg_left_mask,
  w_4colors_mode_5,
  n354_12,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  ff_next_vram3_7_8,
  n772_35,
  n804_29,
  n804_33,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input n240_4;
input n440_5;
input n438_5;
input n317_8;
input w_screen_v_active;
input n6_8;
input reg_display_on;
input w_address_s_16_5;
input w_sprite_mode2_6;
input n1245_5;
input n1245_7;
input reg_left_mask;
input w_4colors_mode_5;
input n354_12;
input w_sprite_mode2_4;
input w_sprite_mode2_5;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output ff_next_vram3_7_8;
output n772_35;
output n804_29;
output n804_33;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram5_3_9;
wire n180_7;
wire n179_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n138_8;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_6;
wire n1346_6;
wire n1347_6;
wire n1348_6;
wire n1349_5;
wire n1349_6;
wire n1350_5;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_31;
wire n772_32;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n776_23;
wire n776_24;
wire n777_24;
wire n777_25;
wire n778_23;
wire n778_24;
wire n779_23;
wire n779_24;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1341_27;
wire n1342_26;
wire n1342_27;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_pos_x_5_10;
wire ff_next_vram0_7_7;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram6_7_10;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_7;
wire n706_8;
wire n705_7;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_9;
wire n701_7;
wire n701_9;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n511_7;
wire n511_8;
wire n137_8;
wire n136_8;
wire n256_10;
wire n256_11;
wire n256_12;
wire n1345_7;
wire n1346_7;
wire n1347_7;
wire n1348_7;
wire n1349_8;
wire n1349_9;
wire n1350_7;
wire n1350_8;
wire n1351_6;
wire n1351_7;
wire n1352_6;
wire n1352_7;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1365_7;
wire n1369_6;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n1627_6;
wire n772_33;
wire n772_36;
wire n773_32;
wire n774_32;
wire n775_32;
wire n776_25;
wire n777_26;
wire n778_25;
wire n779_25;
wire n804_27;
wire n975_16;
wire n975_17;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n991_19;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_36;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_29;
wire n1341_30;
wire n1342_29;
wire n1343_28;
wire n1344_28;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_11;
wire ff_screen_h_in_active_12;
wire ff_next_vram1_7_10;
wire ff_next_vram6_7_11;
wire ff_next_vram6_7_12;
wire ff_next_vram5_7_11;
wire n706_9;
wire n706_12;
wire n706_13;
wire n706_14;
wire n706_15;
wire n705_10;
wire n705_12;
wire n704_10;
wire n704_11;
wire n703_11;
wire n703_12;
wire n703_13;
wire n702_10;
wire n702_11;
wire n701_10;
wire n700_10;
wire n699_10;
wire n699_12;
wire n698_10;
wire n697_10;
wire n697_12;
wire n696_10;
wire n696_11;
wire n696_12;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n695_14;
wire n695_15;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n694_15;
wire n694_16;
wire n693_10;
wire n693_11;
wire n692_10;
wire n692_11;
wire n691_9;
wire n691_10;
wire n691_11;
wire n690_9;
wire n690_11;
wire n690_12;
wire n690_13;
wire n511_9;
wire n511_10;
wire n1345_8;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_10;
wire n1353_7;
wire n1354_7;
wire n1355_7;
wire n1356_7;
wire n1357_8;
wire n1357_9;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1365_8;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_8;
wire n1373_9;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1377_7;
wire n1378_7;
wire n1379_7;
wire n1380_7;
wire n1381_8;
wire n1385_7;
wire n1386_7;
wire n1387_7;
wire n1388_7;
wire n1389_8;
wire n1389_9;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1393_7;
wire n1394_7;
wire n1395_7;
wire n1396_7;
wire n1397_8;
wire n772_38;
wire n804_30;
wire ff_screen_h_in_active_13;
wire n706_16;
wire n706_17;
wire n704_12;
wire n704_13;
wire n703_14;
wire n702_12;
wire n702_13;
wire n701_11;
wire n701_12;
wire n700_12;
wire n699_13;
wire n698_11;
wire n697_13;
wire n697_14;
wire n697_15;
wire n696_15;
wire n695_16;
wire n695_17;
wire n695_18;
wire n694_17;
wire n694_18;
wire n693_12;
wire n693_14;
wire n692_12;
wire n692_14;
wire n691_12;
wire n691_13;
wire n691_14;
wire n690_14;
wire n696_16;
wire n695_19;
wire n693_15;
wire n691_15;
wire n772_40;
wire n178_10;
wire n694_22;
wire n696_18;
wire n700_15;
wire n178_12;
wire n181_9;
wire n697_18;
wire n700_17;
wire n703_16;
wire n696_20;
wire n1342_31;
wire n1341_32;
wire ff_next_vram5_7_13;
wire ff_next_vram4_7_10;
wire ff_next_vram6_3_9;
wire n692_16;
wire n693_17;
wire n699_15;
wire n705_15;
wire n692_18;
wire n693_19;
wire n705_17;
wire n706_19;
wire n706_21;
wire n804_35;
wire n694_24;
wire n697_20;
wire ff_next_vram0_7_9;
wire n690_16;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_10;
wire ff_next_vram4_3_9;
wire n777_28;
wire n1627_8;
wire n1337_38;
wire n1368_8;
wire n1367_8;
wire n1366_8;
wire n1365_10;
wire n1350_10;
wire n1349_12;
wire n1400_9;
wire n1399_9;
wire n1398_9;
wire n1397_10;
wire n1392_10;
wire n1391_10;
wire n1390_10;
wire n1389_11;
wire n1384_9;
wire n1383_9;
wire n1382_9;
wire n1381_10;
wire n1376_10;
wire n1375_10;
wire n1374_10;
wire n1373_11;
wire n1360_10;
wire n1359_10;
wire n1358_10;
wire n1357_11;
wire n1352_9;
wire n1351_9;
wire n1350_12;
wire n1349_14;
wire n998_19;
wire n182_13;
wire ff_pos_x_5_14;
wire ff_next_vram4_3_11;
wire n994_19;
wire n993_19;
wire n992_19;
wire n991_21;
wire n703_18;
wire n702_15;
wire n701_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s15 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s15.INIT=8'hCA;
  LUT2 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_10),
    .I1(n1345_6) 
);
defparam n1345_s1.INIT=4'hE;
  LUT2 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_10),
    .I1(n1346_6) 
);
defparam n1346_s1.INIT=4'hE;
  LUT2 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_10),
    .I1(n1347_6) 
);
defparam n1347_s1.INIT=4'hE;
  LUT2 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_10),
    .I1(n1348_6) 
);
defparam n1348_s1.INIT=4'hE;
  LUT2 n1353_s1 (
    .F(n1353_4),
    .I0(n1345_10),
    .I1(n1353_5) 
);
defparam n1353_s1.INIT=4'hE;
  LUT2 n1354_s1 (
    .F(n1354_4),
    .I0(n1346_10),
    .I1(n1354_5) 
);
defparam n1354_s1.INIT=4'hE;
  LUT2 n1355_s1 (
    .F(n1355_4),
    .I0(n1347_10),
    .I1(n1355_5) 
);
defparam n1355_s1.INIT=4'hE;
  LUT2 n1356_s1 (
    .F(n1356_4),
    .I0(n1348_10),
    .I1(n1356_5) 
);
defparam n1356_s1.INIT=4'hE;
  LUT2 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_10),
    .I1(n1361_5) 
);
defparam n1361_s1.INIT=4'hE;
  LUT2 n1362_s1 (
    .F(n1362_4),
    .I0(n1346_10),
    .I1(n1362_5) 
);
defparam n1362_s1.INIT=4'hE;
  LUT2 n1363_s1 (
    .F(n1363_4),
    .I0(n1347_10),
    .I1(n1363_5) 
);
defparam n1363_s1.INIT=4'hE;
  LUT2 n1364_s1 (
    .F(n1364_4),
    .I0(n1348_10),
    .I1(n1364_5) 
);
defparam n1364_s1.INIT=4'hE;
  LUT3 n1365_s1 (
    .F(n1365_4),
    .I0(n1349_12),
    .I1(n1365_5),
    .I2(n1365_10) 
);
defparam n1365_s1.INIT=8'hFE;
  LUT3 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_10),
    .I1(n1366_5),
    .I2(n1366_8) 
);
defparam n1366_s1.INIT=8'hFE;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1367_5),
    .I1(n1367_8),
    .I2(reg_backdrop_color[1]),
    .I3(n1349_6) 
);
defparam n1367_s1.INIT=16'hEEF0;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1368_5),
    .I1(n1368_8),
    .I2(reg_backdrop_color[0]),
    .I3(n1349_6) 
);
defparam n1368_s1.INIT=16'hEEF0;
  LUT2 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_10),
    .I1(n1369_5) 
);
defparam n1369_s1.INIT=4'hE;
  LUT2 n1370_s1 (
    .F(n1370_4),
    .I0(n1346_10),
    .I1(n1370_5) 
);
defparam n1370_s1.INIT=4'hE;
  LUT2 n1371_s1 (
    .F(n1371_4),
    .I0(n1347_10),
    .I1(n1371_5) 
);
defparam n1371_s1.INIT=4'hE;
  LUT2 n1372_s1 (
    .F(n1372_4),
    .I0(n1348_10),
    .I1(n1372_5) 
);
defparam n1372_s1.INIT=4'hE;
  LUT2 n1377_s1 (
    .F(n1377_4),
    .I0(n1345_10),
    .I1(n1377_5) 
);
defparam n1377_s1.INIT=4'hE;
  LUT2 n1378_s1 (
    .F(n1378_4),
    .I0(n1346_10),
    .I1(n1378_5) 
);
defparam n1378_s1.INIT=4'hE;
  LUT2 n1379_s1 (
    .F(n1379_4),
    .I0(n1347_10),
    .I1(n1379_5) 
);
defparam n1379_s1.INIT=4'hE;
  LUT2 n1380_s1 (
    .F(n1380_4),
    .I0(n1348_10),
    .I1(n1380_5) 
);
defparam n1380_s1.INIT=4'hE;
  LUT2 n1385_s1 (
    .F(n1385_4),
    .I0(n1345_10),
    .I1(n1385_5) 
);
defparam n1385_s1.INIT=4'hE;
  LUT2 n1386_s1 (
    .F(n1386_4),
    .I0(n1346_10),
    .I1(n1386_5) 
);
defparam n1386_s1.INIT=4'hE;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n1347_10),
    .I1(n1387_5) 
);
defparam n1387_s1.INIT=4'hE;
  LUT2 n1388_s1 (
    .F(n1388_4),
    .I0(n1348_10),
    .I1(n1388_5) 
);
defparam n1388_s1.INIT=4'hE;
  LUT2 n1393_s1 (
    .F(n1393_4),
    .I0(n1345_10),
    .I1(n1393_5) 
);
defparam n1393_s1.INIT=4'hE;
  LUT2 n1394_s1 (
    .F(n1394_4),
    .I0(n1346_10),
    .I1(n1394_5) 
);
defparam n1394_s1.INIT=4'hE;
  LUT2 n1395_s1 (
    .F(n1395_4),
    .I0(n1347_10),
    .I1(n1395_5) 
);
defparam n1395_s1.INIT=4'hE;
  LUT2 n1396_s1 (
    .F(n1396_4),
    .I0(n1348_10),
    .I1(n1396_5) 
);
defparam n1396_s1.INIT=4'hE;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT3 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_8),
    .I2(n1627_5) 
);
defparam n1627_s0.INIT=8'h90;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_32) 
);
defparam n772_s21.INIT=8'h3A;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n773_31),
    .I2(n772_32) 
);
defparam n773_s21.INIT=8'h3A;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_31),
    .I2(n772_32) 
);
defparam n774_s21.INIT=8'h3A;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_31),
    .I2(n772_32) 
);
defparam n775_s21.INIT=8'h3A;
  LUT2 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(n776_24) 
);
defparam n776_s18.INIT=4'h8;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n777_28),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n777_24),
    .I3(n777_25) 
);
defparam n777_s18.INIT=16'h0E00;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(n777_28),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n778_23),
    .I3(n778_24) 
);
defparam n778_s18.INIT=16'h0E00;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(n777_28),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n779_23),
    .I3(n779_24) 
);
defparam n779_s18.INIT=16'h0E00;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_21),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_19),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_19),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_19),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1337_38) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1337_38) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1337_38) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(n240_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1337_38) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(n1341_26),
    .I1(n1341_27),
    .I2(n1341_32),
    .I3(n1337_38) 
);
defparam n1341_s21.INIT=16'hEEF0;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(n1342_26),
    .I1(n1342_27),
    .I2(n1342_31),
    .I3(n1337_38) 
);
defparam n1342_s21.INIT=16'hEEF0;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1337_38) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1337_38) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(n772_32),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h40;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h4F;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(n772_32),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h7000;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_7_9),
    .I2(n440_5) 
);
defparam ff_next_vram2_7_s3.INIT=8'h10;
  LUT3 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram6_7_9),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_10) 
);
defparam ff_next_vram6_7_s3.INIT=8'hD0;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_35),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_35),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT2 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_3_s4.INIT=4'hE;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_8) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_8) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_8) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_8) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT3 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(n706_8),
    .I2(n438_5) 
);
defparam n706_s1.INIT=8'h70;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n438_5) 
);
defparam n705_s1.INIT=16'hEF00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_5) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_18),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n438_5) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_15),
    .I2(n702_9),
    .I3(n438_5) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_14),
    .I2(n701_9),
    .I3(n438_5) 
);
defparam n701_s1.INIT=16'hFE00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_5) 
);
defparam n700_s1.INIT=16'hBF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_5) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_5) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_5) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_5) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_5) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_5) 
);
defparam n694_s1.INIT=16'hBF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(ff_next_vram0_7_7),
    .I2(n693_8),
    .I3(n438_5) 
);
defparam n693_s1.INIT=16'h4F00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(ff_next_vram0_7_7),
    .I2(n692_8),
    .I3(n438_5) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(ff_next_vram0_7_7),
    .I2(n691_8),
    .I3(n438_5) 
);
defparam n691_s1.INIT=16'h4F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n438_5) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(n438_5),
    .I2(n1349_6),
    .I3(n511_8) 
);
defparam n511_s1.INIT=16'h4000;
  LUT2 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[0]),
    .I1(ff_screen_h_in_active_10) 
);
defparam n138_s3.INIT=4'h4;
  LUT2 n137_s2 (
    .F(n137_7),
    .I0(n137_8),
    .I1(ff_screen_h_in_active_10) 
);
defparam n137_s2.INIT=4'h8;
  LUT2 n136_s2 (
    .F(n136_7),
    .I0(n136_8),
    .I1(ff_screen_h_in_active_10) 
);
defparam n136_s2.INIT=4'h4;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n317_8),
    .I3(n256_12) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s3 (
    .F(n1345_6),
    .I0(n1345_7),
    .I1(ff_pattern1[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1345_s3.INIT=16'h5C00;
  LUT4 n1346_s3 (
    .F(n1346_6),
    .I0(n1346_7),
    .I1(ff_pattern1[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1346_s3.INIT=16'h5C00;
  LUT4 n1347_s3 (
    .F(n1347_6),
    .I0(n1347_7),
    .I1(ff_pattern1[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1347_s3.INIT=16'h5C00;
  LUT4 n1348_s3 (
    .F(n1348_6),
    .I0(n1348_7),
    .I1(ff_pattern1[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1348_s3.INIT=16'h5C00;
  LUT4 n1349_s2 (
    .F(n1349_5),
    .I0(n1349_8),
    .I1(n1349_9),
    .I2(ff_pattern1[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1349_s2.INIT=16'hEEF0;
  LUT2 n1349_s3 (
    .F(n1349_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1349_s3.INIT=4'h8;
  LUT4 n1350_s2 (
    .F(n1350_5),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(ff_pattern1[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1350_s2.INIT=16'hEEF0;
  LUT4 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_6),
    .I1(n1351_7),
    .I2(ff_pattern1[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1351_s2.INIT=16'hEEF0;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_6),
    .I1(n1352_7),
    .I2(ff_pattern1[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1352_s2.INIT=16'hEEF0;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(n1353_6),
    .I1(ff_pattern2[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1353_s2.INIT=16'h5C00;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(ff_pattern2[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1354_s2.INIT=16'h5C00;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_6),
    .I1(ff_pattern2[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1355_s2.INIT=16'h5C00;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(ff_pattern2[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1356_s2.INIT=16'h5C00;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern2[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_pattern2[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1358_s2.INIT=16'hEEF0;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_pattern2[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1359_s2.INIT=16'hEEF0;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern3[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1361_s2.INIT=16'h5C00;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(ff_pattern3[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1362_s2.INIT=16'h5C00;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(ff_pattern3[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1363_s2.INIT=16'h5C00;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(ff_pattern3[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1364_s2.INIT=16'h5C00;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_7),
    .I3(n1337_38) 
);
defparam n1365_s2.INIT=16'hAC00;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_7),
    .I3(n1337_38) 
);
defparam n1366_s2.INIT=16'hAC00;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1367_s2.INIT=16'hAC00;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1368_s2.INIT=16'hAC00;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_6),
    .I1(ff_pattern4[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1369_s2.INIT=16'h5C00;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_6),
    .I1(ff_pattern4[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1370_s2.INIT=16'h5C00;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_6),
    .I1(ff_pattern4[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1371_s2.INIT=16'h5C00;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_6),
    .I1(ff_pattern4[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1372_s2.INIT=16'h5C00;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(ff_pattern4[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1373_s2.INIT=16'hEEF0;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(ff_pattern4[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1374_s2.INIT=16'hEEF0;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(ff_pattern4[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1375_s2.INIT=16'hEEF0;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(ff_pattern4[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1376_s2.INIT=16'hEEF0;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_6),
    .I1(ff_pattern5[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1377_s2.INIT=16'h5C00;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(ff_pattern5[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1378_s2.INIT=16'h5C00;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(ff_pattern5[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1379_s2.INIT=16'h5C00;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(ff_pattern5[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1380_s2.INIT=16'h5C00;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern5[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_pattern5[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1382_s2.INIT=16'hEEF0;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_pattern5[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1383_s2.INIT=16'hEEF0;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_pattern5[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1384_s2.INIT=16'hEEF0;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern6[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1385_s2.INIT=16'h5C00;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1386_s2.INIT=16'h5C00;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(ff_pattern6[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1387_s2.INIT=16'h5C00;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1388_s2.INIT=16'h5C00;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern6[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(ff_pattern6[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern7[7]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1393_s2.INIT=16'h5C00;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1394_s2.INIT=16'h5C00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1395_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(ff_pos_x_5_10),
    .I3(n1349_6) 
);
defparam n1396_s2.INIT=16'h5C00;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern7[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_pattern7[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1398_s2.INIT=16'hEEF0;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1399_s2.INIT=16'hEEF0;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_pattern7[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1400_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT3 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n1627_s2.INIT=8'h80;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(n772_33),
    .I1(n748_9),
    .I2(n772_40) 
);
defparam n772_s22.INIT=8'hAC;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(n748_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s23.INIT=16'h0DDD;
  LUT3 n772_s24 (
    .F(n772_32),
    .I0(n772_35),
    .I1(reg_screen_mode[0]),
    .I2(n772_36) 
);
defparam n772_s24.INIT=8'h07;
  LUT3 n773_s22 (
    .F(n773_30),
    .I0(n773_32),
    .I1(n749_9),
    .I2(n772_40) 
);
defparam n773_s22.INIT=8'hAC;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n749_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s23.INIT=16'h0DDD;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(n774_32),
    .I1(n750_9),
    .I2(n772_40) 
);
defparam n774_s22.INIT=8'hAC;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(n750_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s23.INIT=16'h0DDD;
  LUT3 n775_s22 (
    .F(n775_30),
    .I0(n775_32),
    .I1(n751_9),
    .I2(n772_40) 
);
defparam n775_s22.INIT=8'hAC;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n751_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s23.INIT=16'h0DDD;
  LUT4 n776_s19 (
    .F(n776_23),
    .I0(n752_9),
    .I1(ff_next_vram3_3_9),
    .I2(n776_25),
    .I3(n1627_6) 
);
defparam n776_s19.INIT=16'h0FEE;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_16_5) 
);
defparam n776_s20.INIT=16'hB0BB;
  LUT2 n777_s20 (
    .F(n777_24),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_address_s_16_5) 
);
defparam n777_s20.INIT=4'h4;
  LUT4 n777_s21 (
    .F(n777_25),
    .I0(n753_9),
    .I1(ff_next_vram3_3_9),
    .I2(n777_26),
    .I3(n1627_6) 
);
defparam n777_s21.INIT=16'h0FEE;
  LUT2 n778_s19 (
    .F(n778_23),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_address_s_16_5) 
);
defparam n778_s19.INIT=4'h4;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(n754_9),
    .I1(ff_next_vram3_3_9),
    .I2(n778_25),
    .I3(n1627_6) 
);
defparam n778_s20.INIT=16'h0FEE;
  LUT2 n779_s19 (
    .F(n779_23),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_address_s_16_5) 
);
defparam n779_s19.INIT=4'h4;
  LUT4 n779_s20 (
    .F(n779_24),
    .I0(n755_9),
    .I1(ff_next_vram3_3_9),
    .I2(n779_25),
    .I3(n1627_6) 
);
defparam n779_s20.INIT=16'h0FEE;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(n975_16),
    .I1(n748_9),
    .I2(n975_17) 
);
defparam n975_s11.INIT=8'hB0;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(n975_16),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'hB0;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(n975_16),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'hB0;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(n975_16),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'hB0;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(n975_16),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'hB0;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(n975_16),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'hB0;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(n975_16),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'hB0;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(n975_16),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'hB0;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_35),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_36),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[7]) 
);
defparam n1337_s24.INIT=16'h0777;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[6]) 
);
defparam n1338_s24.INIT=16'h0777;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[5]) 
);
defparam n1339_s24.INIT=16'h0777;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[4]) 
);
defparam n1340_s24.INIT=16'h0777;
  LUT4 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1341_s22.INIT=16'hCA00;
  LUT4 n1341_s23 (
    .F(n1341_27),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1341_30) 
);
defparam n1341_s23.INIT=16'h0A0C;
  LUT4 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1342_s22.INIT=16'hCA00;
  LUT4 n1342_s23 (
    .F(n1342_27),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1341_30) 
);
defparam n1342_s23.INIT=16'h0A0C;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_28),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1343_s22.INIT=16'hCA00;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1341_30) 
);
defparam n1343_s23.INIT=16'h0A0C;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_28),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1344_s22.INIT=16'hCA00;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1341_30) 
);
defparam n1344_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[2]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s4.INIT=16'h4000;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h40;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_6) 
);
defparam ff_next_vram3_3_s5.INIT=16'hCA00;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_pos_x_5_9),
    .I3(n317_8) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h770F;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(n440_5),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s4.INIT=16'hD000;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(n772_32),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0FFB;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram6_7_11),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram6_7_s4.INIT=16'h010E;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(w_vram_interleave),
    .I1(ff_phase[0]),
    .I2(n440_5),
    .I3(ff_next_vram6_7_12) 
);
defparam ff_next_vram6_7_s5.INIT=16'hB000;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[2]),
    .I1(n1627_6),
    .I2(n440_5),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s5.INIT=16'h8000;
  LUT2 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9) 
);
defparam n182_s3.INIT=4'h8;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(n706_9),
    .I1(n706_21),
    .I2(n706_19),
    .I3(n706_12) 
);
defparam n706_s2.INIT=16'h001F;
  LUT4 n706_s3 (
    .F(n706_8),
    .I0(n706_13),
    .I1(n706_14),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n706_15) 
);
defparam n706_s3.INIT=16'h001F;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n705_10),
    .I1(n705_17),
    .I2(n772_32),
    .I3(n706_19) 
);
defparam n705_s2.INIT=16'hCA00;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(n706_14),
    .I1(n706_13),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n705_s3.INIT=8'hE0;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(ff_next_vram0[4]),
    .I1(n705_12),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n705_15) 
);
defparam n705_s4.INIT=16'h0777;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n975_16),
    .I1(w_pos_x[5]),
    .I2(n704_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s2.INIT=16'h4F00;
  LUT3 n704_s3 (
    .F(n704_8),
    .I0(n706_14),
    .I1(n706_13),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n704_s3.INIT=8'hE0;
  LUT3 n704_s4 (
    .F(n704_9),
    .I0(n705_12),
    .I1(ff_next_vram0[5]),
    .I2(n704_11) 
);
defparam n704_s4.INIT=8'h70;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_11),
    .I1(w_pos_x[6]),
    .I2(n975_16),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s3.INIT=16'h5C00;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n706_14),
    .I1(n703_12),
    .I2(ff_next_vram0[0]),
    .I3(n703_13) 
);
defparam n703_s4.INIT=16'h001F;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n975_16),
    .I1(w_pos_x[7]),
    .I2(n702_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n702_s2.INIT=16'h4F00;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n706_14),
    .I1(n703_12),
    .I2(ff_next_vram0[1]),
    .I3(n702_11) 
);
defparam n702_s4.INIT=16'h001F;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s2.INIT=16'h4F00;
  LUT3 n701_s4 (
    .F(n701_9),
    .I0(n703_12),
    .I1(n706_14),
    .I2(ff_next_vram0[2]) 
);
defparam n701_s4.INIT=8'hE0;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(reg_color_table_base[6]),
    .I1(n706_13),
    .I2(n690_7),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s2.INIT=16'h8F00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n700_10),
    .I1(ff_next_vram0_7_7),
    .I2(reg_color_table_base[6]),
    .I3(n705_12) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n975_16),
    .I1(ff_next_vram0_7_7),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n700_17) 
);
defparam n700_s4.INIT=16'h00BF;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=16'h4F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n975_16),
    .I1(n699_15),
    .I2(n705_15),
    .I3(n699_12) 
);
defparam n699_s3.INIT=16'h00F4;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[7]),
    .I1(n703_16),
    .I2(ff_next_vram0[4]),
    .I3(n706_14) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s2.INIT=16'h4F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(reg_color_table_base[8]),
    .I1(n706_13),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n703_16),
    .I2(reg_color_table_base[8]),
    .I3(n705_12) 
);
defparam n698_s4.INIT=16'h0777;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n706_13),
    .I1(ff_next_vram0[6]),
    .I2(n705_12),
    .I3(reg_color_table_base[9]) 
);
defparam n697_s2.INIT=16'hF800;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(w_address_s_16_5),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n697_10),
    .I3(n697_20) 
);
defparam n697_s3.INIT=16'h8F00;
  LUT3 n697_s4 (
    .F(n697_9),
    .I0(n690_7),
    .I1(ff_next_vram0[6]),
    .I2(n697_12) 
);
defparam n697_s4.INIT=8'hB0;
  LUT3 n696_s2 (
    .F(n696_7),
    .I0(n696_10),
    .I1(n705_12),
    .I2(reg_color_table_base[10]) 
);
defparam n696_s2.INIT=8'hE0;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n696_11),
    .I1(n696_12),
    .I2(n772_32),
    .I3(ff_next_vram0_7_7) 
);
defparam n696_s3.INIT=16'h3A00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n703_16),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n690_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s4.INIT=16'h7077;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_11),
    .I2(n695_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=16'hF100;
  LUT3 n695_s3 (
    .F(n695_8),
    .I0(n695_13),
    .I1(n705_15),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n695_s3.INIT=8'hE0;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n705_12),
    .I1(n695_14),
    .I2(reg_color_table_base[11]),
    .I3(n695_15) 
);
defparam n695_s4.INIT=16'h001F;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n694_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=8'hB0;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_12),
    .I1(n703_16),
    .I2(n706_13),
    .I3(n694_13) 
);
defparam n694_s3.INIT=16'h0777;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_14),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n694_15),
    .I3(n694_16) 
);
defparam n694_s4.INIT=16'h000B;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n693_19),
    .I1(n975_16),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n693_10) 
);
defparam n693_s2.INIT=16'h4F00;
  LUT3 n693_s3 (
    .F(n693_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_11) 
);
defparam n693_s3.INIT=8'hB0;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n692_18),
    .I1(reg_pattern_name_table_base[14]),
    .I2(n692_10),
    .I3(n975_16) 
);
defparam n692_s2.INIT=16'h7030;
  LUT3 n692_s3 (
    .F(n692_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_11) 
);
defparam n692_s3.INIT=8'hB0;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n975_16),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n691_9),
    .I3(n691_10) 
);
defparam n691_s2.INIT=16'h0B00;
  LUT3 n691_s3 (
    .F(n691_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_11) 
);
defparam n691_s3.INIT=8'hB0;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(ff_next_vram3_3_9),
    .I1(n690_9),
    .I2(n690_16),
    .I3(n690_11) 
);
defparam n690_s2.INIT=16'hBF00;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n991_18),
    .I1(n690_12),
    .I2(reg_color_table_base[16]),
    .I3(n690_13) 
);
defparam n690_s3.INIT=16'h7F00;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(n1627_6),
    .I1(ff_next_vram5_7_11),
    .I2(n511_9),
    .I3(ff_phase[2]) 
);
defparam n511_s2.INIT=16'h77F0;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n1627_6),
    .I1(n511_10),
    .I2(ff_phase[0]),
    .I3(reg_display_on) 
);
defparam n511_s3.INIT=16'hBF00;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(n317_8),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n137_s3.INIT=16'h0FB0;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(n317_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n136_s3.INIT=16'hC43F;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n1245_5) 
);
defparam n256_s6.INIT=8'h40;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_7) 
);
defparam n256_s7.INIT=16'h1000;
  LUT4 n1345_s4 (
    .F(n1345_7),
    .I0(n1345_8),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[7]) 
);
defparam n1345_s4.INIT=16'h0777;
  LUT4 n1346_s4 (
    .F(n1346_7),
    .I0(n1346_8),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[6]) 
);
defparam n1346_s4.INIT=16'h0777;
  LUT4 n1347_s4 (
    .F(n1347_7),
    .I0(n1347_8),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[5]) 
);
defparam n1347_s4.INIT=16'h0777;
  LUT4 n1348_s4 (
    .F(n1348_7),
    .I0(n1348_8),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[4]) 
);
defparam n1348_s4.INIT=16'h0777;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(n1345_8),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1349_s5.INIT=16'hCA00;
  LUT4 n1349_s6 (
    .F(n1349_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1349_10) 
);
defparam n1349_s6.INIT=16'h0C0A;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1350_s4.INIT=16'hCA00;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1349_10) 
);
defparam n1350_s5.INIT=16'h0C0A;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1351_s3.INIT=16'hCA00;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1349_10) 
);
defparam n1351_s4.INIT=16'h0C0A;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1352_s3.INIT=16'hCA00;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1349_10) 
);
defparam n1352_s4.INIT=16'h0C0A;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1353_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram1[7]) 
);
defparam n1353_s3.INIT=16'h0777;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram1[6]) 
);
defparam n1354_s3.INIT=16'h0777;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram3_3_9),
    .I1(n1355_7),
    .I2(n1627_6),
    .I3(ff_next_vram1[5]) 
);
defparam n1355_s3.INIT=16'h453F;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1356_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram1[4]) 
);
defparam n1356_s3.INIT=16'h0777;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(n1357_8),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1357_s3.INIT=16'hCA00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1357_9) 
);
defparam n1357_s4.INIT=16'h0C0A;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(n1358_8),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1358_s3.INIT=16'hCA00;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1357_9) 
);
defparam n1358_s4.INIT=16'h0C0A;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(n1359_8),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1359_s3.INIT=16'hCA00;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1357_9) 
);
defparam n1359_s4.INIT=16'h0C0A;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(n1360_8),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1360_s3.INIT=16'hCA00;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1357_9) 
);
defparam n1360_s4.INIT=16'h0C0A;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(n1361_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[7]) 
);
defparam n1361_s3.INIT=16'h0777;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(n1362_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[6]) 
);
defparam n1362_s3.INIT=16'h0777;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(n1363_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[5]) 
);
defparam n1363_s3.INIT=16'h0777;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(n1364_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[4]) 
);
defparam n1364_s3.INIT=16'h0777;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n772_32),
    .I3(n1365_8) 
);
defparam n1365_s4.INIT=16'h004F;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n1369_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[7]) 
);
defparam n1369_s3.INIT=16'h0777;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(n1370_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[6]) 
);
defparam n1370_s3.INIT=16'h0777;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(n1371_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[5]) 
);
defparam n1371_s3.INIT=16'h0777;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(n1372_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[4]) 
);
defparam n1372_s3.INIT=16'h0777;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(n1373_8),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1373_s3.INIT=16'hCA00;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1373_s4.INIT=16'h0C0A;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n1374_8),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1374_s3.INIT=16'hCA00;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1374_s4.INIT=16'h0C0A;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n1375_8),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1375_s3.INIT=16'hCA00;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1375_s4.INIT=16'h0C0A;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n1376_8),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1376_s3.INIT=16'hCA00;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1373_9) 
);
defparam n1376_s4.INIT=16'h0C0A;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1377_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram4[7]) 
);
defparam n1377_s3.INIT=16'h0777;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(n1378_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram4[6]) 
);
defparam n1378_s3.INIT=16'h0777;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(n1379_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram4[5]) 
);
defparam n1379_s3.INIT=16'h0777;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(n1380_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram4[4]) 
);
defparam n1380_s3.INIT=16'h0777;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1381_s4.INIT=16'h0A0C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1382_s3.INIT=16'hCA00;
  LUT4 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1382_s4.INIT=16'h0A0C;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1383_s3.INIT=16'hCA00;
  LUT4 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1383_s4.INIT=16'h0A0C;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1384_s3.INIT=16'hCA00;
  LUT4 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1381_8) 
);
defparam n1384_s4.INIT=16'h0A0C;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(n1385_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram5[7]) 
);
defparam n1385_s3.INIT=16'h0777;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1386_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram5[6]) 
);
defparam n1386_s3.INIT=16'h0777;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram3_3_9),
    .I1(n1387_7),
    .I2(n1627_6),
    .I3(ff_next_vram5[5]) 
);
defparam n1387_s3.INIT=16'h453F;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1388_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram5[4]) 
);
defparam n1388_s3.INIT=16'h0777;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1389_8),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1389_s3.INIT=16'hCA00;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1389_s4.INIT=16'h0A0C;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(n1390_8),
    .I1(ff_next_vram5[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1390_s3.INIT=16'hCA00;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1390_s4.INIT=16'h0A0C;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_8),
    .I1(ff_next_vram5[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1391_s3.INIT=16'hCA00;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1391_s4.INIT=16'h0A0C;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(n1392_8),
    .I1(ff_next_vram5[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1392_s3.INIT=16'hCA00;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1389_9) 
);
defparam n1392_s4.INIT=16'h0A0C;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(n1393_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram6[7]) 
);
defparam n1393_s3.INIT=16'h0777;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(n1394_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram6[6]) 
);
defparam n1394_s3.INIT=16'h0777;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(n1395_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram6[5]) 
);
defparam n1395_s3.INIT=16'h0777;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(n1396_7),
    .I1(n1627_6),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram6[4]) 
);
defparam n1396_s3.INIT=16'h0777;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1397_s3.INIT=16'hCA00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1398_s3.INIT=16'hCA00;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1398_s4.INIT=16'h0A0C;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1399_s3.INIT=16'hCA00;
  LUT4 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1399_s4.INIT=16'h0A0C;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1400_s3.INIT=16'hCA00;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1397_8) 
);
defparam n1400_s4.INIT=16'h0A0C;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT2 n1627_s3 (
    .F(n1627_6),
    .I0(reg_screen_mode[0]),
    .I1(n772_35) 
);
defparam n1627_s3.INIT=4'h8;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'hAC;
  LUT4 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n772_s27.INIT=16'h0100;
  LUT4 n772_s28 (
    .F(n772_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s28.INIT=16'h0100;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'hCA;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'hCA;
  LUT3 n776_s21 (
    .F(n776_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n776_s21.INIT=8'h35;
  LUT2 n777_s22 (
    .F(n777_26),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n777_s22.INIT=4'h4;
  LUT2 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n778_s21.INIT=4'h4;
  LUT2 n779_s21 (
    .F(n779_25),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n779_s21.INIT=4'h4;
  LUT2 n804_s21 (
    .F(n804_27),
    .I0(reg_screen_mode[1]),
    .I1(n804_29) 
);
defparam n804_s21.INIT=4'h1;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n690_16),
    .I1(ff_next_vram3_3_9),
    .I2(reg_screen_mode[1]) 
);
defparam n975_s12.INIT=8'h0D;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(n317_8),
    .I1(reg_backdrop_color[7]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[7]) 
);
defparam n975_s13.INIT=16'h0BBB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(n317_8),
    .I1(reg_backdrop_color[6]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[6]) 
);
defparam n976_s12.INIT=16'h0BBB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(n317_8),
    .I1(reg_backdrop_color[5]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[5]) 
);
defparam n977_s12.INIT=16'h0BBB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(n317_8),
    .I1(reg_backdrop_color[4]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[4]) 
);
defparam n978_s12.INIT=16'h0BBB;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(n317_8),
    .I1(reg_backdrop_color[3]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[3]) 
);
defparam n979_s13.INIT=16'h0BBB;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(n317_8),
    .I1(reg_backdrop_color[2]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[2]) 
);
defparam n980_s13.INIT=16'h0BBB;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(n317_8),
    .I1(reg_backdrop_color[1]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[1]) 
);
defparam n981_s13.INIT=16'h0BBB;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(n317_8),
    .I1(reg_backdrop_color[0]),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[0]) 
);
defparam n982_s13.INIT=16'h0BBB;
  LUT2 n991_s14 (
    .F(n991_18),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16) 
);
defparam n991_s14.INIT=4'h4;
  LUT4 n991_s15 (
    .F(n991_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n991_s15.INIT=16'h0C0A;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=16'h0C0A;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=16'h0C0A;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=16'h0C0A;
  LUT3 n1337_s26 (
    .F(n1337_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s26.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT2 n1341_s26 (
    .F(n1341_30),
    .I0(ff_next_vram5[0]),
    .I1(n772_40) 
);
defparam n1341_s26.INIT=4'h8;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]),
    .I2(w_scroll_pos_x[0]),
    .I3(w_scroll_pos_x[1]) 
);
defparam ff_pos_x_5_s6.INIT=16'h1000;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h80;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram6_7_s6.INIT=16'hCFA2;
  LUT2 ff_next_vram6_7_s7 (
    .F(ff_next_vram6_7_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram6_7_s7.INIT=4'h1;
  LUT2 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram5_7_s6.INIT=4'h1;
  LUT4 n706_s4 (
    .F(n706_9),
    .I0(n804_27),
    .I1(n772_32),
    .I2(n772_36),
    .I3(w_pos_x[3]) 
);
defparam n706_s4.INIT=16'hF400;
  LUT2 n706_s7 (
    .F(n706_12),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n705_15) 
);
defparam n706_s7.INIT=4'h8;
  LUT4 n706_s8 (
    .F(n706_13),
    .I0(reg_screen_mode[4]),
    .I1(n690_12),
    .I2(w_sprite_mode2_6),
    .I3(n706_16) 
);
defparam n706_s8.INIT=16'h4000;
  LUT4 n706_s9 (
    .F(n706_14),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(reg_screen_mode[0]),
    .I3(n690_9) 
);
defparam n706_s9.INIT=16'hF400;
  LUT4 n706_s10 (
    .F(n706_15),
    .I0(ff_next_vram0[3]),
    .I1(n772_32),
    .I2(n772_40),
    .I3(n706_17) 
);
defparam n706_s10.INIT=16'h8000;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_40) 
);
defparam n705_s5.INIT=8'hAC;
  LUT3 n705_s7 (
    .F(n705_12),
    .I0(n772_32),
    .I1(n772_40),
    .I2(n706_17) 
);
defparam n705_s7.INIT=8'h80;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[3]),
    .I2(n704_12),
    .I3(n704_13) 
);
defparam n704_s5.INIT=16'h0007;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(w_pos_x[2]),
    .I1(n703_16),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_15) 
);
defparam n704_s6.INIT=16'h0777;
  LUT3 n703_s6 (
    .F(n703_11),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[4]),
    .I2(n703_14) 
);
defparam n703_s6.INIT=8'h70;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n706_16),
    .I3(n690_12) 
);
defparam n703_s7.INIT=16'h1000;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(ff_next_vram0[6]),
    .I1(n772_32),
    .I2(n772_40),
    .I3(n706_17) 
);
defparam n703_s8.INIT=16'h8000;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[5]),
    .I2(n702_12),
    .I3(n702_13) 
);
defparam n702_s5.INIT=16'h0007;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(ff_next_vram0[7]),
    .I1(n772_32),
    .I2(n772_40),
    .I3(n706_17) 
);
defparam n702_s6.INIT=16'h8000;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[6]),
    .I2(n701_11),
    .I3(n701_12) 
);
defparam n701_s5.INIT=16'h0007;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(n700_12),
    .I1(n700_15),
    .I2(w_pos_x[7]),
    .I3(w_address_s_16_5) 
);
defparam n700_s5.INIT=16'h0BBB;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(n699_13),
    .I1(n700_15),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(w_address_s_16_5) 
);
defparam n699_s5.INIT=16'h0BBB;
  LUT3 n699_s7 (
    .F(n699_12),
    .I0(n772_40),
    .I1(n772_35),
    .I2(ff_next_vram0[4]) 
);
defparam n699_s7.INIT=8'h0D;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(n698_11),
    .I1(n700_15),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(w_address_s_16_5) 
);
defparam n698_s5.INIT=16'h0BBB;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(w_pattern_name_t1[9]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n804_27),
    .I3(n804_33) 
);
defparam n697_s5.INIT=16'h5FF3;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(n697_13),
    .I1(n697_14),
    .I2(n697_15),
    .I3(n697_18) 
);
defparam n697_s7.INIT=16'h001F;
  LUT3 n696_s5 (
    .F(n696_10),
    .I0(ff_next_vram0[7]),
    .I1(n690_12),
    .I2(n696_20) 
);
defparam n696_s5.INIT=8'h80;
  LUT3 n696_s6 (
    .F(n696_11),
    .I0(w_pattern_name_t2[10]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n772_40) 
);
defparam n696_s6.INIT=8'hAC;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n804_27),
    .I1(n696_18),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n696_15) 
);
defparam n696_s7.INIT=16'h00EF;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n772_32),
    .I3(n772_40) 
);
defparam n695_s5.INIT=16'h0503;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(n804_27),
    .I1(n695_16),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n772_32) 
);
defparam n695_s6.INIT=16'hEF00;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(n694_12),
    .I1(w_pattern_name_t1[11]),
    .I2(n695_17),
    .I3(reg_screen_mode[0]) 
);
defparam n695_s7.INIT=16'h0C0A;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n696_20),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n695_18),
    .I3(n690_9) 
);
defparam n695_s8.INIT=16'h8F00;
  LUT3 n695_s9 (
    .F(n695_14),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n690_12),
    .I2(n696_20) 
);
defparam n695_s9.INIT=8'h80;
  LUT3 n695_s10 (
    .F(n695_15),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n703_16) 
);
defparam n695_s10.INIT=8'h80;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pattern_name_t2[12]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n772_32),
    .I3(n772_40) 
);
defparam n694_s5.INIT=16'h0A0C;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(w_4colors_mode_5),
    .I1(n694_17),
    .I2(w_pattern_name_t1[12]),
    .I3(ff_next_vram3_7_8) 
);
defparam n694_s6.INIT=16'h0777;
  LUT2 n694_s7 (
    .F(n694_12),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n694_s7.INIT=4'h8;
  LUT2 n694_s8 (
    .F(n694_13),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_color_table_base[12]) 
);
defparam n694_s8.INIT=4'h8;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n694_18),
    .I1(n695_18),
    .I2(n690_9),
    .I3(n705_15) 
);
defparam n694_s9.INIT=16'h004F;
  LUT4 n694_s10 (
    .F(n694_15),
    .I0(n804_27),
    .I1(n694_22),
    .I2(n772_32),
    .I3(n694_24) 
);
defparam n694_s10.INIT=16'h1000;
  LUT4 n694_s11 (
    .F(n694_16),
    .I0(reg_color_table_base[12]),
    .I1(n772_32),
    .I2(n772_40),
    .I3(n706_17) 
);
defparam n694_s11.INIT=16'h8000;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n772_32),
    .I1(n772_40),
    .I2(w_pattern_name_t2[13]),
    .I3(n693_12) 
);
defparam n693_s5.INIT=16'h00BF;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(ff_next_vram3_3_9),
    .I1(n693_17),
    .I2(n690_16),
    .I3(n693_14) 
);
defparam n693_s6.INIT=16'h00BF;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(n695_17),
    .I1(n692_12),
    .I2(w_pattern_name_t2[14]),
    .I3(n1627_6) 
);
defparam n692_s5.INIT=16'h0EEE;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(n692_16),
    .I3(n692_14) 
);
defparam n692_s6.INIT=16'h00BF;
  LUT2 n691_s4 (
    .F(n691_9),
    .I0(ff_next_vram6_7_9),
    .I1(n691_12) 
);
defparam n691_s4.INIT=4'h4;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_pattern_name_t1[15]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[15]),
    .I3(n1627_6) 
);
defparam n691_s5.INIT=16'h0777;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(n691_13),
    .I3(n691_14) 
);
defparam n691_s6.INIT=16'h00BF;
  LUT3 n690_s4 (
    .F(n690_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n690_s4.INIT=8'h10;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n690_12),
    .I1(n690_9),
    .I2(reg_screen_mode[0]),
    .I3(n772_36) 
);
defparam n690_s6.INIT=16'h15BF;
  LUT3 n690_s7 (
    .F(n690_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n690_s7.INIT=8'h40;
  LUT4 n690_s8 (
    .F(n690_13),
    .I0(n691_12),
    .I1(n703_16),
    .I2(n317_8),
    .I3(n690_14) 
);
defparam n690_s8.INIT=16'h0777;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(n772_32),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[1]),
    .I3(n354_12) 
);
defparam n511_s4.INIT=16'h80A2;
  LUT3 n511_s5 (
    .F(n511_10),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[0]),
    .I2(ff_phase[1]) 
);
defparam n511_s5.INIT=8'hC5;
  LUT3 n1345_s5 (
    .F(n1345_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s5.INIT=8'hAC;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT2 n1349_s7 (
    .F(n1349_10),
    .I0(ff_next_vram1[6]),
    .I1(reg_screen_mode[3]) 
);
defparam n1349_s7.INIT=4'h4;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1353_s4.INIT=8'hAC;
  LUT3 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1354_s4.INIT=8'hAC;
  LUT3 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1355_s4.INIT=8'h5C;
  LUT3 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1356_s4.INIT=8'hAC;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT2 n1357_s6 (
    .F(n1357_9),
    .I0(ff_next_vram1[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n1357_s6.INIT=4'h4;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]),
    .I2(n772_35) 
);
defparam n1365_s5.INIT=8'h40;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT2 n1373_s6 (
    .F(n1373_9),
    .I0(ff_next_vram1[0]),
    .I1(reg_screen_mode[3]) 
);
defparam n1373_s6.INIT=4'h4;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1377_s4.INIT=8'hAC;
  LUT3 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1378_s4.INIT=8'hAC;
  LUT3 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1379_s4.INIT=8'hAC;
  LUT3 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1380_s4.INIT=8'hAC;
  LUT2 n1381_s5 (
    .F(n1381_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[6]) 
);
defparam n1381_s5.INIT=4'h8;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'hAC;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=8'h5C;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s5.INIT=8'hAC;
  LUT2 n1389_s6 (
    .F(n1389_9),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[4]) 
);
defparam n1389_s6.INIT=4'h8;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'hAC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'hAC;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'hAC;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'hAC;
  LUT2 n1397_s5 (
    .F(n1397_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[2]) 
);
defparam n1397_s5.INIT=4'h8;
  LUT4 n772_s30 (
    .F(n772_38),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s30.INIT=16'h0110;
  LUT4 n804_s23 (
    .F(n804_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n804_s23.INIT=16'hF4CF;
  LUT3 n804_s24 (
    .F(n804_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n804_s24.INIT=8'hD3;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n706_s11 (
    .F(n706_16),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n706_s11.INIT=8'h1E;
  LUT4 n706_s12 (
    .F(n706_17),
    .I0(w_sprite_mode2_4),
    .I1(w_sprite_mode2_5),
    .I2(w_sprite_mode2_6),
    .I3(n690_12) 
);
defparam n706_s12.INIT=16'hEF00;
  LUT3 n704_s7 (
    .F(n704_12),
    .I0(reg_screen_mode[0]),
    .I1(ff_pos_x[1]),
    .I2(n772_35) 
);
defparam n704_s7.INIT=8'h80;
  LUT2 n704_s8 (
    .F(n704_13),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram3_7_8) 
);
defparam n704_s8.INIT=4'h8;
  LUT4 n703_s9 (
    .F(n703_14),
    .I0(n772_35),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n703_s9.INIT=16'h0777;
  LUT2 n702_s7 (
    .F(n702_12),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(ff_next_vram3_7_8) 
);
defparam n702_s7.INIT=4'h8;
  LUT3 n702_s8 (
    .F(n702_13),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(n772_35) 
);
defparam n702_s8.INIT=8'h80;
  LUT2 n701_s6 (
    .F(n701_11),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram3_7_8) 
);
defparam n701_s6.INIT=4'h8;
  LUT3 n701_s7 (
    .F(n701_12),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n772_35) 
);
defparam n701_s7.INIT=8'h80;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(reg_screen_mode[3]) 
);
defparam n700_s7.INIT=16'hBB0F;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(reg_screen_mode[3]) 
);
defparam n699_s8.INIT=16'hBB0F;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pattern_name_t1[8]),
    .I3(reg_screen_mode[3]) 
);
defparam n698_s6.INIT=16'hBB0F;
  LUT2 n697_s8 (
    .F(n697_13),
    .I0(w_pattern_name_t2[9]),
    .I1(n772_38) 
);
defparam n697_s8.INIT=4'h2;
  LUT2 n697_s9 (
    .F(n697_14),
    .I0(n772_38),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n697_s9.INIT=4'h8;
  LUT4 n697_s10 (
    .F(n697_15),
    .I0(n772_35),
    .I1(reg_screen_mode[0]),
    .I2(n772_36),
    .I3(ff_next_vram0_7_7) 
);
defparam n697_s10.INIT=16'hF800;
  LUT3 n696_s10 (
    .F(n696_15),
    .I0(n696_16),
    .I1(w_pattern_name_t1[10]),
    .I2(ff_next_vram3_7_8) 
);
defparam n696_s10.INIT=8'hCA;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_6) 
);
defparam n695_s11.INIT=16'h4000;
  LUT3 n695_s12 (
    .F(n695_17),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram3_7_8) 
);
defparam n695_s12.INIT=8'h0D;
  LUT2 n695_s13 (
    .F(n695_18),
    .I0(reg_screen_mode[0]),
    .I1(n695_19) 
);
defparam n695_s13.INIT=4'h4;
  LUT3 n694_s12 (
    .F(n694_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n694_s12.INIT=8'h40;
  LUT4 n694_s13 (
    .F(n694_18),
    .I0(reg_screen_mode[4]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_sprite_mode2_6),
    .I3(n804_30) 
);
defparam n694_s13.INIT=16'h4000;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram3_7_8),
    .I3(n693_15) 
);
defparam n693_s7.INIT=16'h00F4;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_12) 
);
defparam n693_s9.INIT=16'h8000;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s7.INIT=16'h0F77;
  LUT4 n692_s9 (
    .F(n692_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_12) 
);
defparam n692_s9.INIT=16'h8000;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n691_15),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s7.INIT=16'h0B00;
  LUT4 n691_s8 (
    .F(n691_13),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(reg_color_table_base[15]) 
);
defparam n691_s8.INIT=16'h4000;
  LUT4 n691_s9 (
    .F(n691_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_12) 
);
defparam n691_s9.INIT=16'h8000;
  LUT3 n690_s9 (
    .F(n690_14),
    .I0(w_vram_interleave),
    .I1(reg_pattern_name_table_base[16]),
    .I2(ff_next_vram0_7_7) 
);
defparam n690_s9.INIT=8'h40;
  LUT3 n696_s11 (
    .F(n696_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n696_s11.INIT=8'h40;
  LUT4 n695_s14 (
    .F(n695_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n695_s14.INIT=16'h233E;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t1[13]),
    .I3(reg_screen_mode[0]) 
);
defparam n693_s10.INIT=16'h0F77;
  LUT3 n691_s10 (
    .F(n691_15),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n691_s10.INIT=8'h70;
  LUT4 n772_s31 (
    .F(n772_40),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(n772_38) 
);
defparam n772_s31.INIT=16'h00EF;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n694_s16 (
    .F(n694_22),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n804_30),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n694_s16.INIT=16'h0001;
  LUT4 n696_s12 (
    .F(n696_18),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n804_30),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n696_s12.INIT=16'h0001;
  LUT3 n700_s9 (
    .F(n700_15),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n700_s9.INIT=8'h02;
  LUT3 n804_s26 (
    .F(n804_33),
    .I0(n804_30),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n804_s26.INIT=8'h01;
  LUT4 n178_s5 (
    .F(n178_12),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[4]),
    .I3(n178_10) 
);
defparam n178_s5.INIT=16'h0770;
  LUT4 n181_s3 (
    .F(n181_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n181_s3.INIT=16'h0770;
  LUT4 n697_s12 (
    .F(n697_18),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n697_s12.INIT=16'h0008;
  LUT4 n700_s10 (
    .F(n700_17),
    .I0(w_pos_x[6]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n700_s10.INIT=16'h0008;
  LUT3 n703_s10 (
    .F(n703_16),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n703_s10.INIT=8'h02;
  LUT4 n696_s13 (
    .F(n696_20),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n804_30) 
);
defparam n696_s13.INIT=16'h0100;
  LUT3 n1342_s26 (
    .F(n1342_31),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1342_s26.INIT=8'hB0;
  LUT3 n1341_s27 (
    .F(n1341_32),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1341_s27.INIT=8'hB0;
  LUT4 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_13),
    .I0(ff_next_vram6_7_9),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_10),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s7.INIT=16'hFFD0;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_10),
    .I0(ff_next_vram6_7_9),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_10),
    .I3(ff_next_vram4_3_9) 
);
defparam ff_next_vram4_7_s5.INIT=16'hFFD0;
  LUT4 ff_next_vram6_3_s3 (
    .F(ff_next_vram6_3_9),
    .I0(n804_35),
    .I1(ff_next_vram6_7_9),
    .I2(ff_phase[0]),
    .I3(ff_next_vram6_7_10) 
);
defparam ff_next_vram6_3_s3.INIT=16'h5100;
  LUT4 n692_s10 (
    .F(n692_16),
    .I0(reg_color_table_base[14]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n692_s10.INIT=16'h2000;
  LUT4 n693_s11 (
    .F(n693_17),
    .I0(reg_color_table_base[13]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n693_s11.INIT=16'h2000;
  LUT4 n699_s9 (
    .F(n699_15),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s9.INIT=16'h2000;
  LUT4 n705_s9 (
    .F(n705_15),
    .I0(n772_36),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s9.INIT=16'h2000;
  LUT4 n692_s11 (
    .F(n692_18),
    .I0(reg_screen_mode[1]),
    .I1(n804_29),
    .I2(n772_32),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n692_s11.INIT=16'hE000;
  LUT4 n693_s12 (
    .F(n693_19),
    .I0(reg_screen_mode[1]),
    .I1(n804_29),
    .I2(n772_32),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n693_s12.INIT=16'hE000;
  LUT4 n705_s10 (
    .F(n705_17),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[4]),
    .I2(reg_screen_mode[1]),
    .I3(n804_29) 
);
defparam n705_s10.INIT=16'hCCCA;
  LUT4 n706_s13 (
    .F(n706_19),
    .I0(reg_screen_mode[1]),
    .I1(n804_29),
    .I2(n804_33),
    .I3(ff_next_vram0_7_7) 
);
defparam n706_s13.INIT=16'h1E00;
  LUT3 n706_s14 (
    .F(n706_21),
    .I0(ff_pos_x[0]),
    .I1(reg_screen_mode[1]),
    .I2(n804_29) 
);
defparam n706_s14.INIT=8'h02;
  LUT3 n804_s27 (
    .F(n804_35),
    .I0(reg_screen_mode[1]),
    .I1(n804_29),
    .I2(n804_33) 
);
defparam n804_s27.INIT=8'h0E;
  LUT4 n694_s17 (
    .F(n694_24),
    .I0(reg_pattern_name_table_base[12]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n694_s17.INIT=16'h0002;
  LUT4 n697_s13 (
    .F(n697_20),
    .I0(n772_32),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n697_s13.INIT=16'h0002;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n690_s10 (
    .F(n690_16),
    .I0(n772_36),
    .I1(n772_35),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram3_7_8) 
);
defparam n690_s10.INIT=16'h0015;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(n1349_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(reg_backdrop_color[4]) 
);
defparam n1348_s6.INIT=16'h4000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(n1349_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(reg_backdrop_color[5]) 
);
defparam n1347_s6.INIT=16'h4000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(n1349_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(reg_backdrop_color[6]) 
);
defparam n1346_s6.INIT=16'h4000;
  LUT4 n1345_s6 (
    .F(n1345_10),
    .I0(n1349_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(reg_backdrop_color[7]) 
);
defparam n1345_s6.INIT=16'h4000;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_9),
    .I0(reg_screen_mode[0]),
    .I1(n772_35),
    .I2(ff_next_vram6_7_10) 
);
defparam ff_next_vram4_3_s4.INIT=8'h80;
  LUT4 n777_s23 (
    .F(n777_28),
    .I0(reg_screen_mode[0]),
    .I1(n772_35),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_vram_interleave) 
);
defparam n777_s23.INIT=16'h00F7;
  LUT3 n1627_s4 (
    .F(n1627_8),
    .I0(reg_screen_mode[0]),
    .I1(n772_35),
    .I2(w_4colors_mode_5) 
);
defparam n1627_s4.INIT=8'h07;
  LUT4 n1337_s27 (
    .F(n1337_38),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1349_6) 
);
defparam n1337_s27.INIT=16'h4000;
  LUT4 n1368_s4 (
    .F(n1368_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1368_s4.INIT=16'hBF00;
  LUT4 n1367_s4 (
    .F(n1367_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1367_s4.INIT=16'hBF00;
  LUT4 n1366_s4 (
    .F(n1366_8),
    .I0(ff_pos_x_5_10),
    .I1(ff_pattern3[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1366_s4.INIT=16'h4000;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_pattern3[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'h4000;
  LUT3 n1350_s6 (
    .F(n1350_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1342_31) 
);
defparam n1350_s6.INIT=8'h70;
  LUT3 n1349_s8 (
    .F(n1349_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1341_32) 
);
defparam n1349_s8.INIT=8'h70;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(n1400_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1400_s5.INIT=16'hACCC;
  LUT4 n1399_s5 (
    .F(n1399_9),
    .I0(n1399_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1399_s5.INIT=16'hACCC;
  LUT4 n1398_s5 (
    .F(n1398_9),
    .I0(n1398_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1398_s5.INIT=16'hFF80;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1397_s6.INIT=16'hFF80;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(n1392_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s6.INIT=16'hACCC;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1390_s6 (
    .F(n1390_10),
    .I0(n1390_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1390_s6.INIT=16'hFF80;
  LUT4 n1389_s7 (
    .F(n1389_11),
    .I0(n1389_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1389_s7.INIT=16'hFF80;
  LUT4 n1384_s5 (
    .F(n1384_9),
    .I0(n1384_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1384_s5.INIT=16'hACCC;
  LUT4 n1383_s5 (
    .F(n1383_9),
    .I0(n1383_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1383_s5.INIT=16'hACCC;
  LUT4 n1382_s5 (
    .F(n1382_9),
    .I0(n1382_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1382_s5.INIT=16'hFF80;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1381_s6.INIT=16'hFF80;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(n1376_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1376_s6.INIT=16'hACCC;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(n1375_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1375_s6.INIT=16'hACCC;
  LUT4 n1374_s6 (
    .F(n1374_10),
    .I0(n1374_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1374_s6.INIT=16'hFF80;
  LUT4 n1373_s7 (
    .F(n1373_11),
    .I0(n1373_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1373_s7.INIT=16'hFF80;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(n1360_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1360_s6.INIT=16'hACCC;
  LUT4 n1359_s6 (
    .F(n1359_10),
    .I0(n1359_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1359_s6.INIT=16'hACCC;
  LUT4 n1358_s6 (
    .F(n1358_10),
    .I0(n1358_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1358_s6.INIT=16'hFF80;
  LUT4 n1357_s7 (
    .F(n1357_11),
    .I0(n1357_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1357_s7.INIT=16'hFF80;
  LUT4 n1352_s5 (
    .F(n1352_9),
    .I0(n1352_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1352_s5.INIT=16'hACCC;
  LUT4 n1351_s5 (
    .F(n1351_9),
    .I0(n1351_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1351_s5.INIT=16'hACCC;
  LUT4 n1350_s7 (
    .F(n1350_12),
    .I0(n1350_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1350_s7.INIT=16'hFF80;
  LUT4 n1349_s9 (
    .F(n1349_14),
    .I0(n1349_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_12) 
);
defparam n1349_s9.INIT=16'hFF80;
  LUT4 n998_s13 (
    .F(n998_19),
    .I0(ff_phase[0]),
    .I1(n772_35),
    .I2(reg_screen_mode[0]),
    .I3(n772_36) 
);
defparam n998_s13.INIT=16'h5540;
  LUT4 n182_s6 (
    .F(n182_13),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_10),
    .I3(ff_pos_x[0]) 
);
defparam n182_s6.INIT=16'h3740;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=8'hE0;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_11),
    .I0(reg_screen_mode[0]),
    .I1(n772_35),
    .I2(ff_next_vram6_7_10),
    .I3(ff_next_vram6_3_9) 
);
defparam ff_next_vram4_3_s5.INIT=16'hFF80;
  LUT4 n994_s14 (
    .F(n994_19),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(ff_next_vram4[4]),
    .I3(n994_17) 
);
defparam n994_s14.INIT=16'h00BF;
  LUT4 n993_s14 (
    .F(n993_19),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(ff_next_vram4[5]),
    .I3(n993_17) 
);
defparam n993_s14.INIT=16'h00BF;
  LUT4 n992_s14 (
    .F(n992_19),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(ff_next_vram4[6]),
    .I3(n992_17) 
);
defparam n992_s14.INIT=16'h00BF;
  LUT4 n991_s16 (
    .F(n991_21),
    .I0(ff_next_vram3_3_9),
    .I1(n690_16),
    .I2(ff_next_vram4[7]),
    .I3(n991_19) 
);
defparam n991_s16.INIT=16'h00BF;
  LUT4 n703_s11 (
    .F(n703_18),
    .I0(w_pos_x[3]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n703_s11.INIT=16'h0008;
  LUT4 n702_s9 (
    .F(n702_15),
    .I0(w_pos_x[4]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n702_s9.INIT=16'h0008;
  LUT4 n701_s8 (
    .F(n701_14),
    .I0(w_pos_x[5]),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n701_s8.INIT=16'h0008;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_12),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  n878_19,
  n878_18,
  reg_sprite_disable,
  w_screen_v_active,
  ff_screen_h_active,
  n240_5,
  n1245_5,
  w_sprite_mode2,
  n772_35,
  ff_next_vram3_7_8,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  n438_5,
  ff_vram_valid_7,
  n317_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input n878_19;
input n878_18;
input reg_sprite_disable;
input w_screen_v_active;
input ff_screen_h_active;
input n240_5;
input n1245_5;
input w_sprite_mode2;
input n772_35;
input ff_next_vram3_7_8;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [0:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output n438_5;
output ff_vram_valid_7;
output n317_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n320_10;
wire n440_8;
wire ff_selected_count_3_10;
wire n77_10;
wire n79_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_8),
    .I1(n438_5) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(w_selected_en),
    .I2(ff_selected_count_3_10),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_7),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_7) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_5) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(n878_19),
    .I1(n878_18),
    .I2(reg_sprite_disable),
    .I3(n317_8) 
);
defparam n317_s2.INIT=16'h0700;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n438_s2.INIT=16'h0001;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(n240_5),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_5),
    .I1(n88_8),
    .I2(ff_selected_en_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(n772_35),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram3_7_8) 
);
defparam n317_s3.INIT=8'h07;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_5),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n1245_5) 
);
defparam n81_s3.INIT=8'h45;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_21,
  ff_vram_valid_9,
  n438_5,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  n1245_7,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_21;
input ff_vram_valid_9;
input n438_5;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output n1245_7;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_13;
wire ff_active_12;
wire ff_active_13;
wire n1473_9;
wire n1280_10;
wire n1427_10;
wire n1424_11;
wire ff_vram_address_16_8;
wire n1245_10;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(ff_current_plane_2_11),
    .I1(w_selected_en),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s5.INIT=16'hFFCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_21),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(n438_5),
    .I2(ff_active) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12) 
);
defparam n1426_s3.INIT=8'h06;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_12) 
);
defparam n1425_s3.INIT=16'h0078;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_21),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(n1245_6),
    .I2(n1245_7),
    .I3(n1245_10) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_active_9),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n878_21),
    .I1(ff_current_plane_2_13),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s7.INIT=8'h3A;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s4.INIT=16'h4004;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_current_plane_2_13),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_5) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1245_s2.INIT=16'h0001;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1245_s3.INIT=8'h80;
  LUT2 n1245_s4 (
    .F(n1245_7),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7) 
);
defparam n1245_s4.INIT=4'h4;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0001;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_13),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_21) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h5011;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam n1424_s5.INIT=16'hA022;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(ff_vram_valid_7),
    .I1(n878_21),
    .I2(ff_current_plane_2_13),
    .I3(n1245_4) 
);
defparam ff_vram_address_16_s4.INIT=16'h5FDD;
  LUT4 n1245_s6 (
    .F(n1245_10),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1245_s6.INIT=16'h4000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_6,
  ff_active_d1,
  n240_5,
  n959_42,
  n1060_11,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  n1063_14,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_18,
  n878_19,
  n538_6,
  n878_21,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_6;
input ff_active_d1;
input n240_5;
input n959_42;
input n1060_11;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input n1063_14;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_18;
output n878_19;
output n538_6;
output n878_21;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_12;
wire n1009_13;
wire n1009_14;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n538_8;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_12;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire n1045_9;
wire n1044_9;
wire n1043_9;
wire n1042_9;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hAC00;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT2 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]) 
);
defparam n878_s16.INIT=4'h8;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(w_offset_x[3]),
    .I2(n1009_10),
    .I3(n1009_11) 
);
defparam n1009_s4.INIT=16'h0700;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n959_42),
    .I1(n1060_11) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_5),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT2 n1009_s6 (
    .F(n1009_9),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify) 
);
defparam n1009_s6.INIT=4'h1;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s7.INIT=16'hF53F;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s8.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]) 
);
defparam n1009_s11.INIT=8'h70;
  LUT3 n878_s17 (
    .F(n878_21),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n878_s17.INIT=8'h80;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(n1063_14),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1060_11) 
);
defparam n1177_s3.INIT=16'hFDFF;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n959_42),
    .I2(n1060_11) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n959_42),
    .I2(n1060_11) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n959_42),
    .I2(n1060_11),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n959_42),
    .I1(n1060_11),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_5),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_21) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_21),
    .I1(n240_5),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_21),
    .I3(n240_5) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_21),
    .I3(n240_5) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_21),
    .I3(n240_5) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_21),
    .I3(n240_5) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_21),
    .I3(n240_5) 
);
defparam n1242_s4.INIT=16'h0C0A;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_21),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  n240_5,
  n772_35,
  ff_next_vram3_7_8,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n6_8,
  n959_42,
  n1060_11,
  reg_color0_opaque,
  n1063_14,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  ff_vram_valid,
  n440_5,
  n438_5,
  n317_8,
  w_ic_vram_valid,
  n1245_5,
  n1245_7,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input n240_5;
input n772_35;
input ff_next_vram3_7_8;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n6_8;
input n959_42;
input n1060_11;
input reg_color0_opaque;
input n1063_14;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output ff_vram_valid;
output n440_5;
output n438_5;
output n317_8;
output w_ic_vram_valid;
output n1245_5;
output n1245_7;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_18;
wire n878_19;
wire n538_6;
wire n878_21;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT3 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s2.INIT=8'h40;
  LUT2 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s3.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_21),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT4 w_sprite_mode2_s4 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_5),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s4.INIT=16'h0E00;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_19(n878_19),
    .n878_18(n878_18),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_5(n240_5),
    .n1245_5(n1245_5),
    .w_sprite_mode2(w_sprite_mode2),
    .n772_35(n772_35),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .n438_5(n438_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n317_8(n317_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_21(n878_21),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_5(n438_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .n1245_7(n1245_7),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .ff_active_d1(ff_active_d1),
    .n240_5(n240_5),
    .n959_42(n959_42),
    .n1060_11(n1060_11),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .n878_21(n878_21),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n62_9,
  reg_interlace_mode,
  reg_50hz_mode,
  n62_8,
  n240_4,
  n6_8,
  reg_display_on,
  w_address_s_16_5,
  reg_left_mask,
  w_4colors_mode_5,
  n354_12,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_5,
  ff_reset_n2_1,
  n959_42,
  n1060_11,
  reg_color0_opaque,
  n1063_14,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n772_35,
  n804_29,
  n804_33,
  w_sprite_mode2_4,
  w_sprite_mode2_6,
  ff_vram_valid,
  n438_5,
  n317_8,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n62_9;
input reg_interlace_mode;
input reg_50hz_mode;
input n62_8;
input n240_4;
input n6_8;
input reg_display_on;
input w_address_s_16_5;
input reg_left_mask;
input w_4colors_mode_5;
input n354_12;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_5;
input ff_reset_n2_1;
input n959_42;
input n1060_11;
input reg_color0_opaque;
input n1063_14;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n772_35;
output n804_29;
output n804_33;
output w_sprite_mode2_4;
output w_sprite_mode2_6;
output ff_vram_valid;
output n438_5;
output n317_8;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire ff_next_vram3_7_8;
wire w_sprite_mode2_5;
wire n440_5;
wire n1245_5;
wire n1245_7;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n62_9(n62_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n240_4(n240_4),
    .n440_5(n440_5),
    .n438_5(n438_5),
    .n317_8(n317_8),
    .w_screen_v_active(w_screen_v_active),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_address_s_16_5(w_address_s_16_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .n1245_5(n1245_5),
    .n1245_7(n1245_7),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n354_12(n354_12),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .n772_35(n772_35),
    .n804_29(n804_29),
    .n804_33(n804_33),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .n240_5(n240_5),
    .n772_35(n772_35),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n6_8(n6_8),
    .n959_42(n959_42),
    .n1060_11(n1060_11),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n438_5(n438_5),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .n1245_7(n1245_7),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  w_command_vram_rdata_en,
  ff_vram_wdata_mask_3_6,
  n354_8,
  w_pulse1,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input w_command_vram_rdata_en;
input ff_vram_wdata_mask_3_6;
input n354_8;
input w_pulse1;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_vram_address_16_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_12;
wire n5852_10;
wire n5853_10;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5868_7;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5875_7;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_6;
wire n5885_8;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache1_already_read_9;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_10;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_13;
wire ff_cache1_data_31_11;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_13;
wire n6695_14;
wire n6693_12;
wire n6693_13;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5643_11;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5852_12;
wire n5852_13;
wire n5853_12;
wire n5853_13;
wire n5854_12;
wire n5854_13;
wire n5855_12;
wire n5855_13;
wire n5856_12;
wire n5856_13;
wire n5857_12;
wire n5857_13;
wire n5858_12;
wire n5858_13;
wire n5859_12;
wire n5859_13;
wire n5860_12;
wire n5860_13;
wire n5861_12;
wire n5861_13;
wire n5862_12;
wire n5862_13;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5864_12;
wire n5864_13;
wire n5865_12;
wire n5865_13;
wire n5866_8;
wire n5866_9;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5867_7;
wire n5867_8;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5869_13;
wire n5870_7;
wire n5870_8;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_7;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5872_7;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5875_13;
wire n5875_14;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_11;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5885_9;
wire n5885_10;
wire n5885_12;
wire n5885_13;
wire n5885_14;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_9;
wire n5890_10;
wire n5890_12;
wire n5890_13;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_7;
wire n5892_8;
wire n5892_9;
wire n5892_11;
wire n5893_7;
wire n5893_8;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_7;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5896_7;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5898_13;
wire n5898_14;
wire n5898_16;
wire n5898_17;
wire n5898_19;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5900_13;
wire n5900_14;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire ff_cache0_already_read_14;
wire ff_cache1_already_read_12;
wire ff_cache1_already_read_13;
wire ff_cache_vram_rdata_en_10;
wire n6693_14;
wire ff_vram_wdata_31_11;
wire ff_cache1_address_16_14;
wire ff_cache1_address_16_15;
wire ff_cache1_address_16_16;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache2_address_16_16;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_vram_address_16_17;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_vram_valid_10;
wire ff_vram_valid_11;
wire n6695_15;
wire n5851_18;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5851_22;
wire n5851_23;
wire n5851_24;
wire n5851_25;
wire n5851_26;
wire n5851_27;
wire n5852_14;
wire n5852_15;
wire n5853_14;
wire n5854_14;
wire n5855_14;
wire n5856_14;
wire n5857_14;
wire n5858_14;
wire n5859_14;
wire n5860_14;
wire n5861_14;
wire n5862_14;
wire n5863_16;
wire n5863_17;
wire n5864_15;
wire n5864_16;
wire n5865_14;
wire n5865_15;
wire n5865_16;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_17;
wire n5867_13;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5867_17;
wire n5867_18;
wire n5867_19;
wire n5867_20;
wire n5867_21;
wire n5867_22;
wire n5868_14;
wire n5868_15;
wire n5868_17;
wire n5868_18;
wire n5868_19;
wire n5869_14;
wire n5869_15;
wire n5869_16;
wire n5869_17;
wire n5869_18;
wire n5869_19;
wire n5869_20;
wire n5869_21;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5870_16;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5871_17;
wire n5871_18;
wire n5871_19;
wire n5871_20;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5873_12;
wire n5873_13;
wire n5873_14;
wire n5874_12;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5874_16;
wire n5875_15;
wire n5875_16;
wire n5876_12;
wire n5876_13;
wire n5876_14;
wire n5876_15;
wire n5877_12;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5878_14;
wire n5878_15;
wire n5878_16;
wire n5878_17;
wire n5878_18;
wire n5878_19;
wire n5878_20;
wire n5878_21;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_12;
wire n5882_13;
wire n5882_14;
wire n5883_12;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5884_13;
wire n5884_15;
wire n5884_16;
wire n5885_15;
wire n5885_16;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5887_12;
wire n5887_13;
wire n5887_14;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5889_16;
wire n5889_17;
wire n5889_18;
wire n5889_19;
wire n5890_14;
wire n5890_15;
wire n5890_16;
wire n5891_12;
wire n5891_13;
wire n5891_14;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5892_15;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5893_17;
wire n5893_18;
wire n5893_19;
wire n5894_12;
wire n5894_13;
wire n5894_14;
wire n5894_15;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_14;
wire n5896_15;
wire n5896_16;
wire n5896_17;
wire n5897_13;
wire n5897_14;
wire n5897_15;
wire n5897_16;
wire n5897_17;
wire n5897_18;
wire n5897_19;
wire n5897_20;
wire n5898_20;
wire n5899_18;
wire n5900_15;
wire n5901_18;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire ff_vram_wdata_31_12;
wire n6695_16;
wire n5851_28;
wire n5851_29;
wire n5851_30;
wire n5863_18;
wire n5864_17;
wire n5865_17;
wire n5897_21;
wire n5898_21;
wire ff_cache_vram_rdata_en_13;
wire ff_cache_vram_rdata_en_14;
wire ff_cache1_already_read_15;
wire ff_cache_vram_rdata_en_17;
wire n5878_23;
wire n5877_19;
wire n5897_23;
wire n5894_17;
wire n5892_18;
wire ff_vram_address_16_19;
wire ff_cache0_address_15_14;
wire ff_cache0_already_read_16;
wire ff_cache2_already_read_14;
wire ff_cache3_already_read_14;
wire n5898_23;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_already_read_16;
wire ff_cache2_already_read_16;
wire ff_cache3_data_7_13;
wire ff_cache3_data_15_13;
wire ff_cache3_data_23_13;
wire ff_cache3_data_31_15;
wire n6188_10;
wire ff_flush_state_1_9;
wire ff_cache3_address_16_18;
wire ff_cache2_already_read_18;
wire ff_cache2_address_16_18;
wire n5878_25;
wire n5890_18;
wire ff_cache1_data_7_14;
wire ff_cache1_data_15_14;
wire ff_cache1_data_23_14;
wire ff_cache1_data_31_17;
wire n5890_20;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_20;
wire ff_cache1_data_31_19;
wire n6694_13;
wire n5022_10;
wire ff_cache2_address_16_20;
wire n5898_25;
wire ff_cache0_already_read_18;
wire ff_cache1_data_31_21;
wire ff_cache0_already_read_20;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache3_address_16_20;
wire ff_cache2_data_31_14;
wire n5891_17;
wire n5887_17;
wire n5886_17;
wire n5884_18;
wire n5882_17;
wire n5880_17;
wire n5879_17;
wire n5877_21;
wire n5873_17;
wire n5872_17;
wire n5868_21;
wire n5866_20;
wire n5896_19;
wire n5885_18;
wire ff_cache1_data_mask_3_17;
wire ff_cache0_data_mask_2_20;
wire n5870_18;
wire ff_cache0_data_en_14;
wire ff_vram_wdata_31_16;
wire ff_flush_state_2_12;
wire n5885_20;
wire n5866_22;
wire ff_cache3_data_mask_3_22;
wire ff_cache0_data_en_16;
wire n5864_19;
wire n5863_20;
wire ff_cache3_data_mask_3_24;
wire ff_cache0_data_en_18;
wire n5866_24;
wire n6695_18;
wire ff_cache0_data_mask_2_22;
wire n5853_16;
wire n5852_17;
wire n5851_32;
wire n6692_11;
wire n5869_23;
wire n5867_24;
wire n5893_21;
wire ff_cache2_data_en_12;
wire ff_cache0_already_read_22;
wire n6694_15;
wire ff_cache1_address_16_18;
wire ff_cache_vram_rdata_en_19;
wire n5869_25;
wire n5875_18;
wire n5885_22;
wire n5890_22;
wire ff_cache_vram_rdata_en_21;
wire n5023_10;
wire ff_cache0_already_read_24;
wire ff_cache1_already_read_17;
wire ff_cache2_data_mask_3_20;
wire ff_cache1_data_7_16;
wire ff_cache1_data_15_16;
wire ff_cache1_data_23_16;
wire ff_cache1_data_31_23;
wire ff_vram_address_16_21;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s3 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s3.INIT=8'hCA;
  LUT3 n99_s4 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s4.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s3.INIT=8'hCA;
  LUT3 n105_s4 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s4.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s3 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s3.INIT=8'hCA;
  LUT3 n115_s4 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s4.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s3 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s3.INIT=8'hCA;
  LUT3 n120_s4 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s4.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_32),
    .I2(n81_9),
    .I3(n5851_12) 
);
defparam n5851_s6.INIT=16'h11F0;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_17),
    .I2(n82_9),
    .I3(n5851_12) 
);
defparam n5852_s6.INIT=16'h11F0;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_16),
    .I2(n83_9),
    .I3(n5851_12) 
);
defparam n5853_s6.INIT=16'h11F0;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5851_12),
    .I1(n84_9),
    .I2(n5854_10),
    .I3(n5854_11) 
);
defparam n5854_s6.INIT=16'h000E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5851_12),
    .I1(n85_9),
    .I2(n5855_10),
    .I3(n5855_11) 
);
defparam n5855_s6.INIT=16'h000E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5851_12),
    .I1(n86_9),
    .I2(n5856_10),
    .I3(n5856_11) 
);
defparam n5856_s6.INIT=16'h000E;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_12),
    .I1(n87_9),
    .I2(n5857_10),
    .I3(n5857_11) 
);
defparam n5857_s6.INIT=16'h000E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5851_12),
    .I1(n88_9),
    .I2(n5858_10),
    .I3(n5858_11) 
);
defparam n5858_s6.INIT=16'h000E;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5851_12),
    .I1(n89_9),
    .I2(n5859_10),
    .I3(n5859_11) 
);
defparam n5859_s6.INIT=16'h000E;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5851_12),
    .I1(n90_9),
    .I2(n5860_10),
    .I3(n5860_11) 
);
defparam n5860_s6.INIT=16'h000E;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_12),
    .I1(n91_9),
    .I2(n5861_10),
    .I3(n5861_11) 
);
defparam n5861_s6.INIT=16'h000E;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5851_12),
    .I1(n92_9),
    .I2(n5862_10),
    .I3(n5862_11) 
);
defparam n5862_s6.INIT=16'h000E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_12),
    .I1(n93_9),
    .I2(n5863_10),
    .I3(n5863_11) 
);
defparam n5863_s6.INIT=16'h000E;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5851_12),
    .I1(n94_9),
    .I2(n5864_10),
    .I3(n5864_11) 
);
defparam n5864_s6.INIT=16'h000E;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5851_12),
    .I1(n95_9),
    .I2(n5865_10),
    .I3(n5865_11) 
);
defparam n5865_s6.INIT=16'h000E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_22) 
);
defparam n5866_s1.INIT=16'h11F0;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5866_22) 
);
defparam n5867_s1.INIT=16'h11F0;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5868_7) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n5868_7),
    .I3(n5869_25) 
);
defparam n5869_s1.INIT=16'h00F1;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5866_22),
    .I1(n100_9),
    .I2(n5870_5),
    .I3(n5870_6) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_22) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5866_22) 
);
defparam n5872_s1.INIT=16'h11F0;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5866_22) 
);
defparam n5873_s1.INIT=16'h11F0;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5866_22),
    .I1(n104_9),
    .I2(n5874_5),
    .I3(n5874_6) 
);
defparam n5874_s1.INIT=16'h000E;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n5875_7),
    .I3(n5875_18) 
);
defparam n5875_s1.INIT=16'h0007;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5866_22) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_22) 
);
defparam n5877_s1.INIT=16'h11F0;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_22) 
);
defparam n5878_s1.INIT=16'h11F0;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5866_22),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000E;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n110_9),
    .I3(n5866_22) 
);
defparam n5880_s1.INIT=16'h11F0;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5866_22) 
);
defparam n5881_s1.INIT=16'h11F0;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n112_9),
    .I3(n5866_22) 
);
defparam n5882_s1.INIT=16'h11F0;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_22),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000E;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5868_7) 
);
defparam n5884_s1.INIT=16'hF011;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_20),
    .I1(n5885_6),
    .I2(n5885_22),
    .I3(n5885_8) 
);
defparam n5885_s1.INIT=16'h0007;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_22) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5866_22) 
);
defparam n5887_s1.INIT=16'h11F0;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5866_22) 
);
defparam n5888_s1.INIT=16'h11F0;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5866_22) 
);
defparam n5889_s1.INIT=16'h11F0;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n5868_7),
    .I3(n5890_22) 
);
defparam n5890_s1.INIT=16'h00F1;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5866_22) 
);
defparam n5891_s1.INIT=16'h11F0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5866_22) 
);
defparam n5892_s1.INIT=16'h11F0;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5866_22) 
);
defparam n5893_s1.INIT=16'h11F0;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5866_22) 
);
defparam n5894_s1.INIT=16'h11F0;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_22),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000E;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5868_7) 
);
defparam n5896_s1.INIT=16'hF011;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_22) 
);
defparam n5897_s1.INIT=16'h11F0;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5868_7),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5868_7),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5851_12),
    .I2(n5900_11),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h4445;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5868_7),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_already_read_24),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_15),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_17) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT2 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_already_read_10) 
);
defparam ff_cache2_already_read_s4.INIT=4'h8;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_18),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(n6693_11),
    .I2(ff_start),
    .I3(ff_cache0_already_read_18) 
);
defparam n6693_s3.INIT=16'hFEF0;
  LUT3 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_16),
    .I2(ff_vram_address_16_19) 
);
defparam ff_vram_wdata_31_s4.INIT=8'hB0;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_address_16_18),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_already_read_17) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF100;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache2_address_16_18),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0D00;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_address_16_15),
    .I2(ff_vram_wdata_31_16),
    .I3(ff_vram_address_16_19) 
);
defparam ff_vram_address_16_s9.INIT=16'h4F00;
  LUT3 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(ff_cache_vram_rdata_en_17),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=8'hE0;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_16),
    .I1(ff_cache0_data_en_10),
    .I2(ff_cache0_data_en_14),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache0_data_en_14),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_12),
    .I1(ff_cache2_data_en_10),
    .I2(ff_cache0_data_en_14),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_data_en_9),
    .I2(ff_cache3_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_wdata_31_16),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_22),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_22),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_22),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_3_22),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_2_15),
    .I1(ff_cache3_data_mask_3_22),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_1_15),
    .I1(ff_cache3_data_mask_3_22),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_0_15),
    .I1(ff_cache3_data_mask_3_22),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0B00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_22),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_8),
    .I2(w_command_vram_valid),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s4.INIT=16'h01FF;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_20) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_20) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_20) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_20) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_18),
    .I1(n6695_13),
    .I2(n5868_7),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'hF100;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_12),
    .I1(n6693_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(ff_cache3_data_en_9),
    .I1(n5868_7),
    .I2(n5850_10),
    .I3(n5851_12) 
);
defparam n5850_s4.INIT=16'h0123;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[16]),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5851_s7.INIT=16'hB000;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache3_data_en_9),
    .I3(n5868_7) 
);
defparam n5851_s9.INIT=16'h00EF;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[15]),
    .I2(n5852_12),
    .I3(n5852_13) 
);
defparam n5852_s7.INIT=16'hB000;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[14]),
    .I2(n5853_12),
    .I3(n5853_13) 
);
defparam n5853_s7.INIT=16'hB000;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[13]),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s7.INIT=16'hB000;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[13]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5854_s8.INIT=16'h0E00;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[12]),
    .I2(n5855_12),
    .I3(n5855_13) 
);
defparam n5855_s7.INIT=16'hB000;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[12]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5855_s8.INIT=16'h0E00;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[11]),
    .I2(n5856_12),
    .I3(n5856_13) 
);
defparam n5856_s7.INIT=16'hB000;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[11]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5856_s8.INIT=16'h0E00;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[10]),
    .I2(n5857_12),
    .I3(n5857_13) 
);
defparam n5857_s7.INIT=16'hB000;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[10]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5857_s8.INIT=16'h0E00;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[9]),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s7.INIT=16'hB000;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[9]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5858_s8.INIT=16'h0E00;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[8]),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s7.INIT=16'hB000;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[8]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5859_s8.INIT=16'h0E00;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[7]),
    .I2(n5860_12),
    .I3(n5860_13) 
);
defparam n5860_s7.INIT=16'hB000;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[7]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5860_s8.INIT=16'h0E00;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[6]),
    .I2(n5861_12),
    .I3(n5861_13) 
);
defparam n5861_s7.INIT=16'hB000;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[6]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5861_s8.INIT=16'h0E00;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5851_13),
    .I1(w_command_vram_address[5]),
    .I2(n5862_12),
    .I3(n5862_13) 
);
defparam n5862_s7.INIT=16'hB000;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[5]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5862_s8.INIT=16'h0E00;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_12),
    .I1(w_command_vram_address[4]),
    .I2(n5863_13),
    .I3(n5863_14) 
);
defparam n5863_s7.INIT=16'hB000;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[4]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5863_s8.INIT=16'h0E00;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5863_12),
    .I1(w_command_vram_address[3]),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s7.INIT=16'hB000;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[3]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5864_s8.INIT=16'h0E00;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5863_12),
    .I1(w_command_vram_address[2]),
    .I2(n5865_12),
    .I3(n5865_13) 
);
defparam n5865_s7.INIT=16'hB000;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(ff_cache_vram_address[2]),
    .I3(ff_vram_wdata_31_16) 
);
defparam n5865_s8.INIT=16'h0E00;
  LUT3 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_24) 
);
defparam n5866_s2.INIT=8'hE0;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_11),
    .I1(n6411_10),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s3.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(n5867_24),
    .I3(n5867_10) 
);
defparam n5867_s2.INIT=16'h0100;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_11),
    .I1(ff_priority[1]),
    .I2(n5867_12),
    .I3(n5866_24) 
);
defparam n5867_s3.INIT=16'hF800;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(n6411_9),
    .I2(n5868_9),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'h7000;
  LUT3 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_11),
    .I1(n5868_12),
    .I2(n5868_13) 
);
defparam n5868_s3.INIT=8'h10;
  LUT2 n5868_s4 (
    .F(n5868_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5868_s4.INIT=4'h8;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_23),
    .I1(n5869_9),
    .I2(n5869_10),
    .I3(n5869_11) 
);
defparam n5869_s2.INIT=16'h0100;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_12),
    .I1(ff_priority[1]),
    .I2(n5869_13),
    .I3(n5866_24) 
);
defparam n5869_s3.INIT=16'hF800;
  LUT3 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_7),
    .I1(n5870_8),
    .I2(n5870_18) 
);
defparam n5870_s2.INIT=8'hE0;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(ff_cache1_data_en_10),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s3.INIT=16'h7000;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5871_9),
    .I3(n5871_10) 
);
defparam n5871_s2.INIT=16'hD000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(ff_priority[1]),
    .I1(n5871_11),
    .I2(n5871_12),
    .I3(n5866_24) 
);
defparam n5871_s3.INIT=16'hF400;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n5866_24) 
);
defparam n5872_s2.INIT=8'hE0;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_9),
    .I1(n6411_9),
    .I2(n5872_10),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h7000;
  LUT3 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(n5866_24) 
);
defparam n5873_s2.INIT=8'hE0;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_9),
    .I1(n6411_9),
    .I2(n5873_10),
    .I3(n5873_11) 
);
defparam n5873_s3.INIT=16'h7000;
  LUT3 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n5870_18) 
);
defparam n5874_s2.INIT=8'hE0;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_9),
    .I1(n6409_11),
    .I2(n5874_10),
    .I3(n5874_11) 
);
defparam n5874_s3.INIT=16'h7000;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_9),
    .I1(n6411_10),
    .I2(n5875_10),
    .I3(ff_cache1_data_en_10) 
);
defparam n5875_s2.INIT=16'h0777;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_11),
    .I1(n6409_11),
    .I2(ff_flush_state_2_12),
    .I3(n5875_12) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT3 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_13),
    .I1(n5875_14),
    .I2(n5870_18) 
);
defparam n5875_s4.INIT=8'h10;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5866_24) 
);
defparam n5876_s2.INIT=8'h70;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_9),
    .I1(n6411_10),
    .I2(n5876_10),
    .I3(n5876_11) 
);
defparam n5876_s3.INIT=16'h0700;
  LUT3 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5877_8),
    .I2(n5866_24) 
);
defparam n5877_s2.INIT=8'hE0;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_9),
    .I1(n6188_8),
    .I2(n5877_19),
    .I3(n5877_11) 
);
defparam n5877_s3.INIT=16'h7000;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_25),
    .I1(n5878_8),
    .I2(n5878_9),
    .I3(n5878_10) 
);
defparam n5878_s2.INIT=16'h7000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(ff_priority[0]),
    .I1(n5878_11),
    .I2(n5878_12),
    .I3(n5866_24) 
);
defparam n5878_s3.INIT=16'hF400;
  LUT3 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5870_18) 
);
defparam n5879_s2.INIT=8'h10;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_9),
    .I1(n6411_10),
    .I2(n5879_10),
    .I3(n5879_11) 
);
defparam n5879_s3.INIT=16'h7000;
  LUT3 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5880_8),
    .I2(n5866_24) 
);
defparam n5880_s2.INIT=8'hE0;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_9),
    .I1(n6409_11),
    .I2(n5880_10),
    .I3(n5880_11) 
);
defparam n5880_s3.INIT=16'h7000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n6409_11),
    .I2(n5881_8),
    .I3(n5881_9) 
);
defparam n5881_s2.INIT=16'h0700;
  LUT3 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(n5866_24) 
);
defparam n5881_s3.INIT=8'hE0;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5866_24) 
);
defparam n5882_s2.INIT=8'h10;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_9),
    .I1(n6411_9),
    .I2(n5882_10),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h7000;
  LUT3 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5870_18) 
);
defparam n5883_s2.INIT=8'hE0;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_9),
    .I1(n6409_11),
    .I2(n5883_10),
    .I3(n5883_11) 
);
defparam n5883_s3.INIT=16'h7000;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n6411_9),
    .I2(n5884_8),
    .I3(n5884_9) 
);
defparam n5884_s2.INIT=16'h7000;
  LUT3 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(n5884_12) 
);
defparam n5884_s3.INIT=8'h10;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n6188_8),
    .I2(n5885_18),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'h0700;
  LUT3 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_13),
    .I1(n5885_14),
    .I2(n5870_18) 
);
defparam n5885_s5.INIT=8'hE0;
  LUT3 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5866_24) 
);
defparam n5886_s2.INIT=8'hE0;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_9),
    .I1(n6409_11),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT3 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n5866_24) 
);
defparam n5887_s2.INIT=8'hE0;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_9),
    .I1(n6411_9),
    .I2(n5887_10),
    .I3(n5887_11) 
);
defparam n5887_s3.INIT=16'h7000;
  LUT3 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5888_8),
    .I2(n5866_24) 
);
defparam n5888_s2.INIT=8'hE0;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_9),
    .I1(n6411_9),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'h0700;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5889_10) 
);
defparam n5889_s2.INIT=16'h0100;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(ff_priority[1]),
    .I1(n5889_11),
    .I2(n5889_12),
    .I3(n5866_24) 
);
defparam n5889_s3.INIT=16'hF400;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_18),
    .I1(n5890_9),
    .I2(n5890_10),
    .I3(n5890_20) 
);
defparam n5890_s2.INIT=16'h7000;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_18),
    .I1(n6188_8),
    .I2(n5890_12),
    .I3(n5890_13) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5866_24) 
);
defparam n5891_s2.INIT=8'hE0;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_9),
    .I1(n6411_9),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'h7000;
  LUT3 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(n5892_8),
    .I2(n5866_24) 
);
defparam n5892_s2.INIT=8'hE0;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_9),
    .I1(n6188_8),
    .I2(n5892_18),
    .I3(n5892_11) 
);
defparam n5892_s3.INIT=16'h7000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_8),
    .I2(n5893_21),
    .I3(n5893_10) 
);
defparam n5893_s2.INIT=16'h0200;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_11),
    .I1(ff_priority[0]),
    .I2(n5893_12),
    .I3(n5866_24) 
);
defparam n5893_s3.INIT=16'hF800;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n6409_11),
    .I2(n5894_17),
    .I3(n5894_9) 
);
defparam n5894_s2.INIT=16'h0700;
  LUT3 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(n5894_11),
    .I2(n5866_24) 
);
defparam n5894_s3.INIT=8'hE0;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5870_18) 
);
defparam n5895_s2.INIT=8'hE0;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_9),
    .I1(n6409_11),
    .I2(n5895_10),
    .I3(n5895_11) 
);
defparam n5895_s3.INIT=16'h7000;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_19),
    .I2(n5896_9),
    .I3(n5896_10) 
);
defparam n5896_s2.INIT=16'h0100;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_11),
    .I1(n5896_12),
    .I2(ff_cache_vram_write),
    .I3(n5896_13) 
);
defparam n5896_s3.INIT=16'hFE00;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_23),
    .I1(n5897_8),
    .I2(n5897_9),
    .I3(n5897_10) 
);
defparam n5897_s2.INIT=16'h0100;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_11),
    .I1(ff_priority[1]),
    .I2(n5897_12),
    .I3(n5866_24) 
);
defparam n5897_s3.INIT=16'hF800;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5851_13),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5898_13),
    .I3(n5898_14) 
);
defparam n5898_s7.INIT=16'hB000;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_23),
    .I1(n5898_16),
    .I2(n5898_17),
    .I3(n5898_25) 
);
defparam n5898_s8.INIT=16'hF800;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_19),
    .I1(n5898_16),
    .I2(n5866_22) 
);
defparam n5898_s9.INIT=8'h0E;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5851_13),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5899_13),
    .I3(n5899_14) 
);
defparam n5899_s7.INIT=16'hB000;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_23),
    .I1(n5899_15),
    .I2(n5899_16),
    .I3(n5898_25) 
);
defparam n5899_s8.INIT=16'hF800;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_17),
    .I1(n5899_15),
    .I2(n5866_22) 
);
defparam n5899_s9.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5851_13),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_13),
    .I3(n5900_14) 
);
defparam n5900_s7.INIT=16'hB000;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s9.INIT=16'h5300;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5851_13),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_13),
    .I3(n5901_14) 
);
defparam n5901_s7.INIT=16'hB000;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5898_23),
    .I1(n5901_15),
    .I2(n5901_16),
    .I3(n5898_25) 
);
defparam n5901_s8.INIT=16'hF800;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_17),
    .I1(n5901_15),
    .I2(n5866_22) 
);
defparam n5901_s9.INIT=8'h0E;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(n5643_10),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s6.INIT=16'hF100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_address_16_18),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_cache0_data_en_14),
    .I1(n6692_11) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h8;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_14),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_15) 
);
defparam n6693_s5.INIT=16'hF400;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_vram_wdata_31_11),
    .I3(n6693_14) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_14),
    .I1(n6693_14),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_already_read_20),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(n6693_13),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache1_address_16_s6.INIT=8'h07;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_address_16_16) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_21),
    .I1(n5640_9),
    .I2(ff_cache1_data_31_17),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_21),
    .I1(n5641_9),
    .I2(ff_cache1_data_23_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_21),
    .I1(n5642_9),
    .I2(ff_cache1_data_15_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_21),
    .I1(n5643_9),
    .I2(ff_cache1_data_7_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0FBB;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache2_address_16_14),
    .I2(ff_cache2_address_16_20),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_20),
    .I1(ff_cache3_address_16_14),
    .I2(ff_cache3_address_16_15),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT3 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_address_16_17),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_vram_address_16_s11.INIT=8'h0B;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5284_7),
    .I1(ff_vram_wdata_31_11),
    .I2(n6693_14),
    .I3(ff_cache0_data_mask_2_22) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_already_read_22),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache1_already_read_13),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache3_data_en_9) 
);
defparam ff_cache2_data_en_s5.INIT=8'hB0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s4.INIT=8'h01;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_cache0_data_en_18),
    .I1(n6411_10),
    .I2(ff_cache0_data_en_14) 
);
defparam ff_cache3_data_en_s5.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n6693_14),
    .I1(ff_cache0_data_mask_2_16),
    .I2(ff_cache0_already_read_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5625_9),
    .I1(n5641_9),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h00F8;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_data_en_16),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5625_9),
    .I1(n5642_9),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5625_9),
    .I1(n5643_9),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_address_16_20),
    .I2(n5284_7),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache0_data_en_18),
    .I1(n6411_10),
    .I2(ff_cache0_data_mask_2_20) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5625_9),
    .I1(n5640_9),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n5284_7),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_vram_valid_10),
    .I3(ff_vram_wdata_31_16) 
);
defparam ff_vram_valid_s5.INIT=16'hFE00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_11),
    .I2(ff_vram_wdata_mask_3_6),
    .I3(ff_start) 
);
defparam ff_vram_valid_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_already_read_13),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_address_16_14),
    .I1(n5640_9),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_address_16_14),
    .I1(n5641_9),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_address_16_14),
    .I1(n5642_9),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_address_16_14),
    .I1(n5643_9),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_address_16_16),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache2_address_16_18),
    .I3(ff_cache3_data_en_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_data_mask_3_18),
    .I1(n5640_9),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache2_data_mask_3_18),
    .I1(n5641_9),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache2_data_mask_3_18),
    .I1(n5642_9),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache2_data_mask_3_18),
    .I1(n5643_9),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h3500;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_15),
    .I1(ff_cache3_data_en_9),
    .I2(ff_cache_vram_write) 
);
defparam n6695_s8.INIT=8'h80;
  LUT2 n6695_s9 (
    .F(n6695_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6695_s9.INIT=4'h1;
  LUT2 n6693_s6 (
    .F(n6693_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s6.INIT=4'h6;
  LUT4 n6693_s7 (
    .F(n6693_13),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s7.INIT=16'hB0BB;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(w_command_vram_write),
    .I1(ff_cache3_data_en_9),
    .I2(n5851_13) 
);
defparam n5850_s5.INIT=8'h01;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT3 n5643_s6 (
    .F(n5643_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_data_en_9) 
);
defparam n5643_s6.INIT=8'h40;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_18),
    .I1(n5851_19),
    .I2(n5851_20),
    .I3(n5851_21) 
);
defparam n5851_s10.INIT=16'h0100;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n5851_22),
    .I1(ff_cache3_address[16]),
    .I2(ff_cache0_address[16]),
    .I3(n5851_23) 
);
defparam n5851_s11.INIT=16'h0777;
  LUT3 n5851_s12 (
    .F(n5851_15),
    .I0(n5851_24),
    .I1(ff_cache1_address[16]),
    .I2(n5851_25) 
);
defparam n5851_s12.INIT=8'h70;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache1_address_16_15),
    .I2(ff_priority[0]),
    .I3(n5851_26) 
);
defparam n5851_s13.INIT=16'h3500;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_27),
    .I1(ff_priority[1]),
    .I2(n6693_14),
    .I3(ff_cache_vram_write) 
);
defparam n5851_s14.INIT=16'h008F;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache2_address[15]),
    .I1(n5852_14),
    .I2(ff_cache0_address[15]),
    .I3(n5851_23) 
);
defparam n5852_s9.INIT=16'h0777;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n5851_24),
    .I1(ff_cache1_address[15]),
    .I2(ff_cache3_data_en_9),
    .I3(n5852_15) 
);
defparam n5852_s10.INIT=16'h0007;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5851_22),
    .I1(ff_cache3_address[14]),
    .I2(ff_cache2_address[14]),
    .I3(n5852_14) 
);
defparam n5853_s9.INIT=16'h0777;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_14),
    .I1(ff_cache1_data_en_10),
    .I2(ff_cache0_address[14]),
    .I3(n5851_23) 
);
defparam n5853_s10.INIT=16'h0BBB;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5851_22),
    .I1(ff_cache3_address[13]),
    .I2(ff_cache0_address[13]),
    .I3(n5851_23) 
);
defparam n5854_s9.INIT=16'h0777;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n5852_14),
    .I1(ff_cache2_address[13]),
    .I2(n5854_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5854_s10.INIT=16'h0700;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache1_address[12]),
    .I1(n5851_24),
    .I2(ff_cache0_address[12]),
    .I3(n5851_23) 
);
defparam n5855_s9.INIT=16'h0777;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5851_22),
    .I1(ff_cache3_address[12]),
    .I2(n5855_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5855_s10.INIT=16'h0700;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache1_address[11]),
    .I1(n5851_24),
    .I2(ff_cache0_address[11]),
    .I3(n5851_23) 
);
defparam n5856_s9.INIT=16'h0777;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5851_22),
    .I1(ff_cache3_address[11]),
    .I2(n5856_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5856_s10.INIT=16'h0700;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5851_22),
    .I1(ff_cache3_address[10]),
    .I2(ff_cache0_address[10]),
    .I3(n5851_23) 
);
defparam n5857_s9.INIT=16'h0777;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5851_24),
    .I1(ff_cache1_address[10]),
    .I2(n5857_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5857_s10.INIT=16'h0700;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache1_address[9]),
    .I1(n5851_24),
    .I2(ff_cache0_address[9]),
    .I3(n5851_23) 
);
defparam n5858_s9.INIT=16'h0777;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5852_14),
    .I1(ff_cache2_address[9]),
    .I2(n5858_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5858_s10.INIT=16'h0700;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(ff_cache2_address[8]),
    .I1(n5852_14),
    .I2(ff_cache0_address[8]),
    .I3(n5851_23) 
);
defparam n5859_s9.INIT=16'h0777;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5851_22),
    .I1(ff_cache3_address[8]),
    .I2(n5859_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5859_s10.INIT=16'h0700;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache2_address[7]),
    .I1(n5852_14),
    .I2(ff_cache0_address[7]),
    .I3(n5851_23) 
);
defparam n5860_s9.INIT=16'h0777;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5851_24),
    .I1(ff_cache1_address[7]),
    .I2(n5860_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5860_s10.INIT=16'h0700;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache2_address[6]),
    .I1(n5852_14),
    .I2(ff_cache1_address[6]),
    .I3(n5851_24) 
);
defparam n5861_s9.INIT=16'h0777;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(n5851_23),
    .I1(ff_cache0_address[6]),
    .I2(n5861_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5861_s10.INIT=16'h0700;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache2_address[5]),
    .I1(n5852_14),
    .I2(ff_cache0_address[5]),
    .I3(n5851_23) 
);
defparam n5862_s9.INIT=16'h0777;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5851_22),
    .I1(ff_cache3_address[5]),
    .I2(n5862_14),
    .I3(ff_flush_state_2_12) 
);
defparam n5862_s10.INIT=16'h0700;
  LUT3 n5863_s9 (
    .F(n5863_12),
    .I0(n5851_18),
    .I1(n5851_19),
    .I2(n5851_20) 
);
defparam n5863_s9.INIT=8'h01;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache1_address[4]),
    .I1(n5851_24),
    .I2(ff_cache0_address[4]),
    .I3(n5851_23) 
);
defparam n5863_s10.INIT=16'h0777;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(n5863_20),
    .I1(n5851_21),
    .I2(n5863_16),
    .I3(n5863_17) 
);
defparam n5863_s11.INIT=16'h0E00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(n5851_24),
    .I2(ff_cache0_address[3]),
    .I3(n5851_23) 
);
defparam n5864_s9.INIT=16'h0777;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_19),
    .I1(n5851_21),
    .I2(n5864_15),
    .I3(n5864_16) 
);
defparam n5864_s10.INIT=16'h0E00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5851_24),
    .I1(ff_cache1_address[2]),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s9.INIT=16'h0007;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache3_data_en_9),
    .I1(w_command_vram_address[2]),
    .I2(n5851_21),
    .I3(n5865_16) 
);
defparam n5865_s10.INIT=16'hF100;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_14),
    .I1(n5866_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s5.INIT=16'h0305;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_16),
    .I1(n5866_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h3500;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s8.INIT=16'hCACC;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_15),
    .I1(n6188_8),
    .I2(n5866_14),
    .I3(n6409_11) 
);
defparam n5866_s9.INIT=16'h0777;
  LUT3 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_16),
    .I1(n6411_9),
    .I2(n5866_20) 
);
defparam n5866_s10.INIT=8'h07;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_13),
    .I3(n6188_8) 
);
defparam n5867_s4.INIT=16'hAC00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_14),
    .I3(n6411_10) 
);
defparam n5867_s5.INIT=16'hAC00;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_16),
    .I1(ff_flush_state[2]),
    .I2(n5867_17),
    .I3(n5867_18) 
);
defparam n5867_s7.INIT=16'h004F;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_19),
    .I1(n5867_20),
    .I2(n5867_21),
    .I3(n5867_22) 
);
defparam n5867_s8.INIT=16'h0001;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_16),
    .I1(n5867_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s9.INIT=16'h0305;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s5.INIT=16'hCACC;
  LUT3 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_15),
    .I1(n6411_10),
    .I2(n5868_21) 
);
defparam n5868_s6.INIT=8'h07;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_17),
    .I1(n6188_8),
    .I2(n5868_18),
    .I3(n6409_11) 
);
defparam n5868_s7.INIT=16'h0777;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_18),
    .I1(n5868_8),
    .I2(ff_priority[0]),
    .I3(n5851_26) 
);
defparam n5868_s8.INIT=16'hCA00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_17),
    .I1(n5868_15),
    .I2(ff_priority[0]),
    .I3(n5868_19) 
);
defparam n5868_s9.INIT=16'hCA00;
  LUT3 n5868_s10 (
    .F(n5868_13),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_data_en_9) 
);
defparam n5868_s10.INIT=8'h70;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5867_14),
    .I3(n6411_10) 
);
defparam n5869_s6.INIT=16'hAC00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5867_13),
    .I3(n6188_8) 
);
defparam n5869_s7.INIT=16'hAC00;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_15),
    .I1(ff_flush_state[2]),
    .I2(n5869_16),
    .I3(n5869_17) 
);
defparam n5869_s8.INIT=16'h004F;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n5869_18),
    .I1(n5869_19),
    .I2(n5869_20),
    .I3(n5869_21) 
);
defparam n5869_s9.INIT=16'h0001;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_15),
    .I1(n5869_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s10.INIT=16'h0305;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_13),
    .I1(n5870_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s4.INIT=16'h3500;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_15),
    .I1(n5870_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s5.INIT=16'h0305;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s7.INIT=16'hCACC;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_14),
    .I1(n6411_10),
    .I2(n5870_13),
    .I3(n6188_8) 
);
defparam n5870_s8.INIT=16'h0777;
  LUT3 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_15),
    .I1(n6409_11),
    .I2(n5870_16) 
);
defparam n5870_s9.INIT=8'h70;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(w_command_vram_wdata[26]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s4.INIT=16'h0C0B;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s5.INIT=16'h5300;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_13),
    .I1(n6188_8),
    .I2(n5871_14),
    .I3(n6411_9) 
);
defparam n5871_s6.INIT=16'h0777;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_15),
    .I1(n6411_10),
    .I2(n5871_16) 
);
defparam n5871_s7.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_17),
    .I1(n5871_18),
    .I2(n5871_19),
    .I3(n5871_20) 
);
defparam n5871_s8.INIT=16'h0001;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(n5871_13),
    .I1(n5871_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s9.INIT=16'h3500;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s4.INIT=16'h3500;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_14),
    .I1(n5872_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s5.INIT=16'h0305;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s6.INIT=16'hCACC;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_13),
    .I1(n6411_10),
    .I2(n5872_12),
    .I3(n6188_8) 
);
defparam n5872_s7.INIT=16'h0777;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_14),
    .I1(n6409_11),
    .I2(n5872_17) 
);
defparam n5872_s8.INIT=8'h07;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_12),
    .I1(n5873_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s4.INIT=16'h3500;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_14),
    .I1(n5873_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s5.INIT=16'h0305;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s6.INIT=16'hCACC;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_13),
    .I1(n6411_10),
    .I2(n5873_12),
    .I3(n6188_8) 
);
defparam n5873_s7.INIT=16'h0777;
  LUT3 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_14),
    .I1(n6409_11),
    .I2(n5873_17) 
);
defparam n5873_s8.INIT=8'h07;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_12),
    .I1(n5874_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s4.INIT=16'h3500;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_9),
    .I1(n5874_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s5.INIT=16'h0305;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s6.INIT=16'hCACC;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_13),
    .I1(n6411_10),
    .I2(n5874_12),
    .I3(n6188_8) 
);
defparam n5874_s7.INIT=16'h0777;
  LUT3 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_14),
    .I1(n6411_9),
    .I2(n5874_16) 
);
defparam n5874_s8.INIT=8'h70;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s6.INIT=16'hCACC;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s7.INIT=16'hCACC;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s8.INIT=16'hCACC;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_15),
    .I1(n6188_8),
    .I2(w_command_vram_wdata[22]),
    .I3(n5875_16) 
);
defparam n5875_s9.INIT=16'h7707;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(n5875_15),
    .I1(n5875_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s10.INIT=16'hCA00;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(n5875_11),
    .I1(n5875_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s11.INIT=16'h0C0A;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_12),
    .I1(n5876_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s4.INIT=16'hCFFA;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_13),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s5.INIT=16'hFACF;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s6.INIT=16'hCACC;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_flush_state[2]),
    .I1(n5876_14),
    .I2(ff_flush_state[1]),
    .I3(n5876_15) 
);
defparam n5876_s7.INIT=16'hF00D;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_13),
    .I1(n6188_8),
    .I2(n5876_12),
    .I3(n6409_11) 
);
defparam n5876_s8.INIT=16'h0777;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_12),
    .I1(n5877_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s4.INIT=16'h0305;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_9),
    .I1(n5877_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s5.INIT=16'h3500;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s6.INIT=16'hCACC;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_14),
    .I1(n6411_10),
    .I2(n5877_13),
    .I3(n6411_9) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT2 n5878_s5 (
    .F(n5878_8),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]) 
);
defparam n5878_s5.INIT=4'h4;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_14),
    .I1(n6411_10),
    .I2(n5878_15),
    .I3(n6188_8) 
);
defparam n5878_s6.INIT=16'h0777;
  LUT3 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_16),
    .I1(n6411_9),
    .I2(n5878_17) 
);
defparam n5878_s7.INIT=8'h70;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_18),
    .I1(n5878_19),
    .I2(n5878_20),
    .I3(n5878_21) 
);
defparam n5878_s8.INIT=16'h0001;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_16),
    .I1(n5878_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s9.INIT=16'h3500;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5879_12),
    .I1(n5879_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s4.INIT=16'h0C0A;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_14),
    .I1(n5879_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s5.INIT=16'hCA00;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s6.INIT=16'hCACC;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_13),
    .I1(n6188_8),
    .I2(n5879_12),
    .I3(n6409_11) 
);
defparam n5879_s7.INIT=16'h0777;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_14),
    .I1(ff_cache1_data_en_10),
    .I2(n5879_17),
    .I3(ff_flush_state_2_12) 
);
defparam n5879_s8.INIT=16'h0700;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_12),
    .I1(n5880_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s4.INIT=16'h3500;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_9),
    .I1(n5880_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s5.INIT=16'h0305;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s6.INIT=16'hCACC;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_13),
    .I1(n6411_10),
    .I2(n5880_12),
    .I3(n6188_8) 
);
defparam n5880_s7.INIT=16'h0777;
  LUT3 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_14),
    .I1(n6411_9),
    .I2(n5880_17) 
);
defparam n5880_s8.INIT=8'h07;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s4.INIT=16'hCACC;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_12),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5881_13) 
);
defparam n5881_s5.INIT=16'hCB30;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_14),
    .I1(n6411_10),
    .I2(n5881_15),
    .I3(n6411_9) 
);
defparam n5881_s6.INIT=16'h0777;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_7),
    .I1(n5881_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s7.INIT=16'h0305;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_15),
    .I1(n5881_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s8.INIT=16'h3500;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_12),
    .I1(n5882_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'hCA00;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_14),
    .I1(n5882_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s5.INIT=16'h0C0A;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s6.INIT=16'hCACC;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_13),
    .I1(n6411_10),
    .I2(n5882_12),
    .I3(n6188_8) 
);
defparam n5882_s7.INIT=16'h0777;
  LUT3 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_14),
    .I1(n6409_11),
    .I2(n5882_17) 
);
defparam n5882_s8.INIT=8'h07;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_12),
    .I1(n5883_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s4.INIT=16'h3500;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_9),
    .I1(n5883_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s5.INIT=16'h0305;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s6.INIT=16'hCACC;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_13),
    .I1(n6411_10),
    .I2(n5883_12),
    .I3(n6188_8) 
);
defparam n5883_s7.INIT=16'h0777;
  LUT3 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_14),
    .I1(n6411_9),
    .I2(n5883_15) 
);
defparam n5883_s8.INIT=8'h70;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s4.INIT=16'hCACC;
  LUT3 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_13),
    .I1(n6409_11),
    .I2(n5884_18) 
);
defparam n5884_s5.INIT=8'h07;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_15),
    .I1(n6411_10),
    .I2(n5884_16),
    .I3(n6188_8) 
);
defparam n5884_s6.INIT=16'h0777;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_13),
    .I1(n5884_7),
    .I2(ff_priority[0]),
    .I3(n5851_26) 
);
defparam n5884_s7.INIT=16'hCA00;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_16),
    .I1(n5884_15),
    .I2(ff_priority[0]),
    .I3(n5868_19) 
);
defparam n5884_s8.INIT=16'hCA00;
  LUT3 n5884_s9 (
    .F(n5884_12),
    .I0(n114_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_data_en_9) 
);
defparam n5884_s9.INIT=8'h70;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s6.INIT=16'hCACC;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s7.INIT=16'hCACC;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5885_15),
    .I1(n6411_9),
    .I2(n5885_16),
    .I3(n6409_11) 
);
defparam n5885_s9.INIT=16'h0777;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(n5885_10),
    .I1(n5885_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s10.INIT=16'h3500;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(n5885_16),
    .I1(n5885_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s11.INIT=16'h0305;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_12),
    .I1(n5886_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s4.INIT=16'h3500;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_9),
    .I1(n5886_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'h0305;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s6.INIT=16'hCACC;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_13),
    .I1(n6411_10),
    .I2(n5886_12),
    .I3(n6411_9) 
);
defparam n5886_s7.INIT=16'h0777;
  LUT3 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_14),
    .I1(n6188_8),
    .I2(n5886_17) 
);
defparam n5886_s8.INIT=8'h07;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_12),
    .I1(n5887_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s4.INIT=16'h3500;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_14),
    .I1(n5887_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s5.INIT=16'h0305;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s6.INIT=16'hCACC;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_13),
    .I1(n6411_10),
    .I2(n5887_12),
    .I3(n6188_8) 
);
defparam n5887_s7.INIT=16'h0777;
  LUT3 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_14),
    .I1(n6409_11),
    .I2(n5887_17) 
);
defparam n5887_s8.INIT=8'h07;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_12),
    .I1(n5888_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s4.INIT=16'h0305;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_13),
    .I1(n5888_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s5.INIT=16'h3500;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s6.INIT=16'hCACC;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_14),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5888_15) 
);
defparam n5888_s7.INIT=16'hCB30;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_13),
    .I1(n6188_8),
    .I2(n5888_12),
    .I3(n6409_11) 
);
defparam n5888_s8.INIT=16'h0777;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_13),
    .I1(n5889_14),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5889_s4.INIT=16'h0230;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_15),
    .I3(n6411_9) 
);
defparam n5889_s5.INIT=16'hAC00;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5889_s6.INIT=16'hAC00;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_15),
    .I1(n6411_10),
    .I2(n5875_16),
    .I3(n5889_14) 
);
defparam n5889_s7.INIT=16'h7077;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_16),
    .I1(n5889_17),
    .I2(n5889_18),
    .I3(n5889_19) 
);
defparam n5889_s8.INIT=16'h0001;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_13),
    .I1(n5889_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s9.INIT=16'h3500;
  LUT2 n5890_s6 (
    .F(n5890_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5890_s6.INIT=4'h4;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_14),
    .I1(n5890_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s7.INIT=16'h3FF5;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_16),
    .I1(w_command_vram_wdata[7]),
    .I2(n5875_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5890_s9.INIT=16'h50F3;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(n5890_15),
    .I1(n6411_10),
    .I2(n5890_14),
    .I3(n6409_11) 
);
defparam n5890_s10.INIT=16'h0777;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_12),
    .I1(n5891_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s4.INIT=16'h3500;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_14),
    .I1(n5891_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s5.INIT=16'h0305;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s6.INIT=16'hCACC;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_13),
    .I1(n6411_10),
    .I2(n5891_12),
    .I3(n6188_8) 
);
defparam n5891_s7.INIT=16'h0777;
  LUT3 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_14),
    .I1(n6409_11),
    .I2(n5891_17) 
);
defparam n5891_s8.INIT=8'h07;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_12),
    .I1(n5892_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s4.INIT=16'h0305;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_13),
    .I1(n5892_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s5.INIT=16'h3500;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s6.INIT=16'hCACC;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_13),
    .I1(n6411_9),
    .I2(n5892_12),
    .I3(n6409_11) 
);
defparam n5892_s8.INIT=16'h0777;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5893_s4.INIT=16'h3FF2;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5867_14),
    .I3(n6411_10) 
);
defparam n5893_s5.INIT=16'hAC00;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_14),
    .I1(n6411_9),
    .I2(n5893_15),
    .I3(n6409_11) 
);
defparam n5893_s7.INIT=16'h0777;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_16),
    .I1(n5893_17),
    .I2(n5893_18),
    .I3(n5893_19) 
);
defparam n5893_s8.INIT=16'h0001;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(n5893_15),
    .I1(n5893_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s9.INIT=16'h0305;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s4.INIT=16'hCACC;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_14),
    .I1(n6188_8),
    .I2(n5894_15),
    .I3(n6411_9) 
);
defparam n5894_s6.INIT=16'h0777;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_7),
    .I1(n5894_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s7.INIT=16'h0305;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_15),
    .I1(n5894_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s8.INIT=16'h3500;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_12),
    .I1(n5895_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s4.INIT=16'h3500;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_9),
    .I1(n5895_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s5.INIT=16'h0305;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s6.INIT=16'hCACC;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_13),
    .I1(n6411_10),
    .I2(n5895_12),
    .I3(n6188_8) 
);
defparam n5895_s7.INIT=16'h0777;
  LUT3 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_14),
    .I1(n6411_9),
    .I2(n5895_15) 
);
defparam n5895_s8.INIT=8'h70;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5867_14),
    .I3(n6411_10) 
);
defparam n5896_s4.INIT=16'hAC00;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5867_13),
    .I3(n6188_8) 
);
defparam n5896_s6.INIT=16'hAC00;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_14),
    .I1(n6411_9),
    .I2(n5896_15),
    .I3(n6409_11) 
);
defparam n5896_s7.INIT=16'h0777;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_16),
    .I1(n5896_17),
    .I2(w_command_vram_wdata[1]),
    .I3(n5851_27) 
);
defparam n5896_s8.INIT=16'h0EEE;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n5896_15),
    .I1(n5896_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s9.INIT=16'h0305;
  LUT3 n5896_s10 (
    .F(n5896_13),
    .I0(n126_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_data_en_9) 
);
defparam n5896_s10.INIT=8'h70;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5867_13),
    .I3(n6188_8) 
);
defparam n5897_s5.INIT=16'hAC00;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5867_14),
    .I3(n6411_10) 
);
defparam n5897_s6.INIT=16'hAC00;
  LUT3 n5897_s7 (
    .F(n5897_10),
    .I0(n5897_14),
    .I1(n6411_9),
    .I2(n5897_15) 
);
defparam n5897_s7.INIT=8'h70;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_16),
    .I1(n5897_17),
    .I2(n5897_18),
    .I3(n5897_19) 
);
defparam n5897_s8.INIT=16'h0001;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_20),
    .I1(n5897_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s9.INIT=16'h030A;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5851_22),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache1_data_mask[3]),
    .I3(n5851_24) 
);
defparam n5898_s10.INIT=16'h0777;
  LUT3 n5898_s11 (
    .F(n5898_14),
    .I0(n5851_23),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_20) 
);
defparam n5898_s11.INIT=8'h70;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s13.INIT=16'h0503;
  LUT2 n5898_s14 (
    .F(n5898_17),
    .I0(n5851_27),
    .I1(n5898_19) 
);
defparam n5898_s14.INIT=4'h4;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s16.INIT=16'h5300;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(n5852_14),
    .I2(ff_cache0_data_mask[2]),
    .I3(n5851_23) 
);
defparam n5899_s10.INIT=16'h0777;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5851_24),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_cache3_data_en_9),
    .I3(n5899_18) 
);
defparam n5899_s11.INIT=16'h0007;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s12.INIT=16'h0503;
  LUT2 n5899_s13 (
    .F(n5899_16),
    .I0(n5851_27),
    .I1(n5899_17) 
);
defparam n5899_s13.INIT=4'h4;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s14.INIT=16'h5300;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5851_24),
    .I1(ff_cache1_data_mask[1]),
    .I2(n5900_15),
    .I3(ff_flush_state_2_12) 
);
defparam n5900_s10.INIT=16'h0700;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache2_data_mask[1]),
    .I1(n5852_14),
    .I2(ff_cache0_data_mask[1]),
    .I3(n5851_23) 
);
defparam n5900_s11.INIT=16'h0777;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(n5851_24),
    .I2(ff_cache0_data_mask[0]),
    .I3(n5851_23) 
);
defparam n5901_s10.INIT=16'h0777;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5852_14),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_cache3_data_en_9),
    .I3(n5901_18) 
);
defparam n5901_s11.INIT=16'h0007;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s12.INIT=16'h0503;
  LUT2 n5901_s13 (
    .F(n5901_16),
    .I0(n5851_27),
    .I1(n5901_17) 
);
defparam n5901_s13.INIT=4'h4;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s14.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_13),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_address_16_16),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_already_read_s9.INIT=16'h008F;
  LUT2 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=4'h1;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_13) 
);
defparam n6693_s8.INIT=4'h8;
  LUT2 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s8.INIT=4'h4;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_address_16_16),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache1_already_read_12),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_cache1_address_16_s9.INIT=16'hF800;
  LUT2 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(n5868_14),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s10.INIT=4'h4;
  LUT2 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_16),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_address_16_s11.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s8.INIT=16'hBF00;
  LUT2 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_address_16_s9.INIT=4'h8;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_16),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(n5867_13),
    .I3(n5890_9) 
);
defparam ff_cache2_address_16_s11.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(n69_3),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_address_16_s9.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(n5867_14),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s10.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s11.INIT=4'h8;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s8.INIT=16'h7303;
  LUT3 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_17),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_13),
    .I2(ff_vram_wdata_31_12) 
);
defparam ff_vram_address_16_s13.INIT=8'h80;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n5874_15),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_address_15_14),
    .I2(n5643_11) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_17) 
);
defparam ff_vram_valid_s7.INIT=16'h00FE;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n354_8),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam ff_vram_valid_s8.INIT=8'h3A;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5877_15),
    .I1(n5866_17),
    .I2(ff_priority[1]),
    .I3(n6695_16) 
);
defparam n6695_s10.INIT=16'hC0AF;
  LUT3 n5851_s15 (
    .F(n5851_18),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n5851_s15.INIT=8'hB0;
  LUT3 n5851_s16 (
    .F(n5851_19),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5851_s16.INIT=8'hB0;
  LUT3 n5851_s17 (
    .F(n5851_20),
    .I0(n5868_14),
    .I1(ff_cache1_data_en),
    .I2(n6411_9) 
);
defparam n5851_s17.INIT=8'hB0;
  LUT4 n5851_s18 (
    .F(n5851_21),
    .I0(n5874_15),
    .I1(ff_cache0_data_en),
    .I2(n6409_11),
    .I3(n5875_16) 
);
defparam n5851_s18.INIT=16'h4F00;
  LUT3 n5851_s19 (
    .F(n5851_22),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n5851_s19.INIT=8'h40;
  LUT3 n5851_s20 (
    .F(n5851_23),
    .I0(n5874_15),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5851_s20.INIT=8'h40;
  LUT3 n5851_s21 (
    .F(n5851_24),
    .I0(n5868_14),
    .I1(ff_cache1_data_en),
    .I2(n6411_9) 
);
defparam n5851_s21.INIT=8'h40;
  LUT4 n5851_s22 (
    .F(n5851_25),
    .I0(n5877_15),
    .I1(n6188_8),
    .I2(n5851_28),
    .I3(ff_cache3_data_en_9) 
);
defparam n5851_s22.INIT=16'h00BF;
  LUT2 n5851_s23 (
    .F(n5851_26),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5851_s23.INIT=4'h1;
  LUT4 n5851_s24 (
    .F(n5851_27),
    .I0(n5877_15),
    .I1(n5851_29),
    .I2(n5866_17),
    .I3(n5851_30) 
);
defparam n5851_s24.INIT=16'hB0BB;
  LUT3 n5852_s11 (
    .F(n5852_14),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5852_s11.INIT=8'h40;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5866_17),
    .I1(ff_cache3_address[15]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5852_s12.INIT=16'h4000;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5868_14),
    .I1(ff_cache1_address[14]),
    .I2(ff_cache1_data_en),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s11.INIT=16'hBF00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(n5868_14),
    .I1(ff_cache1_address[13]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5854_s11.INIT=16'h4000;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n5877_15),
    .I1(ff_cache2_address[12]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5855_s11.INIT=16'h4000;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n5877_15),
    .I1(ff_cache2_address[11]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5856_s11.INIT=16'h4000;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n5877_15),
    .I1(ff_cache2_address[10]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'h4000;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n5866_17),
    .I1(ff_cache3_address[9]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5858_s11.INIT=16'h4000;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(n5868_14),
    .I1(ff_cache1_address[8]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5859_s11.INIT=16'h4000;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(n5866_17),
    .I1(ff_cache3_address[7]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5860_s11.INIT=16'h4000;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5866_17),
    .I1(ff_cache3_address[6]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5861_s11.INIT=16'h4000;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(n5868_14),
    .I1(ff_cache1_address[5]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5862_s11.INIT=16'h4000;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(n5877_15),
    .I1(ff_cache2_address[4]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5863_s13.INIT=16'h4000;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(n5863_18),
    .I3(n5868_7) 
);
defparam n5863_s14.INIT=16'h00BF;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n5866_17),
    .I1(ff_cache3_address[3]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5864_s12.INIT=16'h4000;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(n5864_17),
    .I3(n5868_7) 
);
defparam n5864_s13.INIT=16'h00BF;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(n5874_15),
    .I1(ff_cache0_address[2]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5865_s11.INIT=16'h4000;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5877_15),
    .I1(ff_cache2_address[2]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5865_s12.INIT=16'h4000;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(n5866_17),
    .I1(n6411_10),
    .I2(n5865_17),
    .I3(n5868_7) 
);
defparam n5865_s13.INIT=16'h00BF;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s11.INIT=16'hCACC;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s12.INIT=16'hCACC;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s13.INIT=16'hCACC;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5866_s14.INIT=16'h8000;
  LUT2 n5867_s10 (
    .F(n5867_13),
    .I0(n5877_15),
    .I1(ff_cache2_data_en) 
);
defparam n5867_s10.INIT=4'h4;
  LUT2 n5867_s11 (
    .F(n5867_14),
    .I0(n5866_17),
    .I1(ff_cache3_data_en) 
);
defparam n5867_s11.INIT=4'h4;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s12.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_17),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s14.INIT=16'h0C0B;
  LUT3 n5867_s15 (
    .F(n5867_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[30]) 
);
defparam n5867_s15.INIT=8'h80;
  LUT4 n5867_s16 (
    .F(n5867_19),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5867_s16.INIT=16'h0B00;
  LUT4 n5867_s17 (
    .F(n5867_20),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5867_s17.INIT=16'hB000;
  LUT4 n5867_s18 (
    .F(n5867_21),
    .I0(n5866_17),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s18.INIT=16'h4000;
  LUT4 n5867_s19 (
    .F(n5867_22),
    .I0(ff_priority[0]),
    .I1(n5877_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[30]) 
);
defparam n5867_s19.INIT=16'h1000;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5868_s11.INIT=16'h8000;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s12.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_17),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_18),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT2 n5868_s16 (
    .F(n5868_19),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5868_s16.INIT=4'h4;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s11.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s12.INIT=16'hCACC;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5869_s13.INIT=16'h0C0B;
  LUT3 n5869_s14 (
    .F(n5869_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[28]) 
);
defparam n5869_s14.INIT=8'h80;
  LUT4 n5869_s15 (
    .F(n5869_18),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s15.INIT=16'h0B00;
  LUT4 n5869_s16 (
    .F(n5869_19),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s16.INIT=16'hB000;
  LUT4 n5869_s17 (
    .F(n5869_20),
    .I0(n5866_17),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s17.INIT=16'h4000;
  LUT4 n5869_s18 (
    .F(n5869_21),
    .I0(ff_priority[0]),
    .I1(n5877_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[28]) 
);
defparam n5869_s18.INIT=16'h1000;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s10.INIT=16'hCACC;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s11.INIT=16'hCACC;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s12.INIT=16'hCACC;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(n5875_16),
    .I3(n5868_7) 
);
defparam n5870_s13.INIT=16'h00F1;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s10.INIT=16'hCACC;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s11.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s12.INIT=16'hCACC;
  LUT3 n5871_s13 (
    .F(n5871_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[26]) 
);
defparam n5871_s13.INIT=8'h80;
  LUT4 n5871_s14 (
    .F(n5871_17),
    .I0(n5874_15),
    .I1(ff_cache0_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[26]) 
);
defparam n5871_s14.INIT=16'h0B00;
  LUT4 n5871_s15 (
    .F(n5871_18),
    .I0(n5868_14),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[26]) 
);
defparam n5871_s15.INIT=16'hB000;
  LUT4 n5871_s16 (
    .F(n5871_19),
    .I0(n5868_14),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s16.INIT=16'h4000;
  LUT4 n5871_s17 (
    .F(n5871_20),
    .I0(ff_priority[0]),
    .I1(n5874_15),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_data[26]) 
);
defparam n5871_s17.INIT=16'h1000;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s9.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s10.INIT=16'hCACC;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s11.INIT=16'hCACC;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s9.INIT=16'hCACC;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s10.INIT=16'hCACC;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s11.INIT=16'hCACC;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s9.INIT=16'hCACC;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s10.INIT=16'hCACC;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s11.INIT=16'hCACC;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5874_s12.INIT=16'h8000;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[23]),
    .I2(n5875_16),
    .I3(n5868_7) 
);
defparam n5874_s13.INIT=16'h00F1;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s12.INIT=16'hCACC;
  LUT2 n5875_s13 (
    .F(n5875_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5875_s13.INIT=4'h6;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s9.INIT=16'hCACC;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s10.INIT=16'hCACC;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s11.INIT=16'hCACC;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5876_s12.INIT=16'hE022;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s9.INIT=16'hCACC;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s10.INIT=16'hCACC;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s11.INIT=16'hCACC;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5877_s12.INIT=16'h8000;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s11.INIT=16'hCACC;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s12.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_17),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5878_s14.INIT=16'h3FF2;
  LUT4 n5878_s15 (
    .F(n5878_18),
    .I0(n5874_15),
    .I1(ff_cache0_data_en),
    .I2(ff_priority[1]),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s15.INIT=16'h0B00;
  LUT4 n5878_s16 (
    .F(n5878_19),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[1]),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s16.INIT=16'hB000;
  LUT4 n5878_s17 (
    .F(n5878_20),
    .I0(n5877_15),
    .I1(ff_cache2_data[19]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s17.INIT=16'h4000;
  LUT4 n5878_s18 (
    .F(n5878_21),
    .I0(ff_priority[1]),
    .I1(n5874_15),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_data[19]) 
);
defparam n5878_s18.INIT=16'h1000;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s9.INIT=16'hCACC;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s10.INIT=16'hCACC;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s11.INIT=16'hCACC;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s9.INIT=16'hCACC;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s10.INIT=16'hCACC;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s11.INIT=16'hCACC;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s9.INIT=16'hCACC;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(w_command_vram_wdata[16]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5881_s10.INIT=16'hACFB;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s11.INIT=16'hCACC;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s12.INIT=16'hCACC;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s9.INIT=16'hCACC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s10.INIT=16'hCACC;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s11.INIT=16'hCACC;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s9.INIT=16'hCACC;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s10.INIT=16'hCACC;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(n5875_16),
    .I3(n5868_7) 
);
defparam n5883_s12.INIT=16'h00F1;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s10.INIT=16'hCACC;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s12.INIT=16'hCACC;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s12.INIT=16'hCACC;
  LUT4 n5885_s13 (
    .F(n5885_16),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s13.INIT=16'hCACC;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s9.INIT=16'hCACC;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s10.INIT=16'hCACC;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s10.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s9.INIT=16'hCACC;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s10.INIT=16'hCACC;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s11.INIT=16'hCACC;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5888_s12.INIT=16'hCF5D;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s10.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s11.INIT=16'hCF5D;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s12.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_16),
    .I0(n5874_15),
    .I1(ff_cache0_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[8]) 
);
defparam n5889_s13.INIT=16'h0B00;
  LUT4 n5889_s14 (
    .F(n5889_17),
    .I0(n5868_14),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[8]) 
);
defparam n5889_s14.INIT=16'hB000;
  LUT4 n5889_s15 (
    .F(n5889_18),
    .I0(n5868_14),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s15.INIT=16'h4000;
  LUT4 n5889_s16 (
    .F(n5889_19),
    .I0(ff_priority[0]),
    .I1(n5874_15),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_data[8]) 
);
defparam n5889_s16.INIT=16'h1000;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s11.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s12.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s9.INIT=16'hCACC;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s10.INIT=16'hCACC;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s11.INIT=16'hCACC;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s9.INIT=16'hCACC;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s10.INIT=16'hCACC;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s11.INIT=16'hCACC;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5892_s12.INIT=16'hCA0D;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s11.INIT=16'hCACC;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s12.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(n5868_14),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[1]),
    .I3(w_command_vram_wdata[4]) 
);
defparam n5893_s13.INIT=16'h0B00;
  LUT4 n5893_s14 (
    .F(n5893_17),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]),
    .I3(w_command_vram_wdata[4]) 
);
defparam n5893_s14.INIT=16'hB000;
  LUT4 n5893_s15 (
    .F(n5893_18),
    .I0(n5866_17),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[1]),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s15.INIT=16'h4000;
  LUT4 n5893_s16 (
    .F(n5893_19),
    .I0(ff_priority[1]),
    .I1(n5868_14),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data[4]) 
);
defparam n5893_s16.INIT=16'h1000;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s9.INIT=16'hCACC;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[3]),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s10.INIT=16'h3F8A;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s11.INIT=16'hCACC;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s12.INIT=16'hCACC;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s9.INIT=16'hCACC;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5866_17),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s10.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s11.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n5875_16),
    .I3(n5868_7) 
);
defparam n5895_s12.INIT=16'h00F1;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s11.INIT=16'hCACC;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s12.INIT=16'hCACC;
  LUT4 n5896_s13 (
    .F(n5896_16),
    .I0(n5866_17),
    .I1(ff_cache3_data[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_address_16_16) 
);
defparam n5896_s13.INIT=16'hBF00;
  LUT4 n5896_s14 (
    .F(n5896_17),
    .I0(n5877_15),
    .I1(ff_cache2_data[1]),
    .I2(ff_cache2_data_en),
    .I3(n5890_9) 
);
defparam n5896_s14.INIT=16'hBF00;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5897_21),
    .I1(n5874_15),
    .I2(ff_cache0_data_en),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s10.INIT=16'hEF20;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5868_14),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s11.INIT=16'hCACC;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5897_s12.INIT=16'h3FF2;
  LUT4 n5897_s13 (
    .F(n5897_16),
    .I0(n5877_15),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s13.INIT=16'h0B00;
  LUT4 n5897_s14 (
    .F(n5897_17),
    .I0(n5866_17),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s14.INIT=16'hB000;
  LUT4 n5897_s15 (
    .F(n5897_18),
    .I0(n5866_17),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s15.INIT=16'h4000;
  LUT4 n5897_s16 (
    .F(n5897_19),
    .I0(ff_priority[0]),
    .I1(n5877_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[0]) 
);
defparam n5897_s16.INIT=16'h1000;
  LUT4 n5897_s17 (
    .F(n5897_20),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5874_15),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s17.INIT=16'h3533;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(n5877_15),
    .I1(n6188_8),
    .I2(n5898_21),
    .I3(ff_cache3_data_en_9) 
);
defparam n5898_s17.INIT=16'h00BF;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n5866_17),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5899_s15.INIT=16'h4000;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(n5866_17),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5900_s12.INIT=16'h4000;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5866_17),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5901_s15.INIT=16'h4000;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache_vram_rdata_en_14),
    .I1(ff_cache_vram_rdata_en_21),
    .I2(w_cache2_hit),
    .I3(n6693_13) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h3A00;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h8000;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5868_14),
    .I1(n5874_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s11.INIT=16'hF503;
  LUT2 n5851_s25 (
    .F(n5851_28),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_address[16]) 
);
defparam n5851_s25.INIT=4'h8;
  LUT2 n5851_s26 (
    .F(n5851_29),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s26.INIT=4'h4;
  LUT2 n5851_s27 (
    .F(n5851_30),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam n5851_s27.INIT=4'h8;
  LUT3 n5863_s15 (
    .F(n5863_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_cache3_address[4]) 
);
defparam n5863_s15.INIT=8'h10;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache2_address[3]) 
);
defparam n5864_s14.INIT=16'h4000;
  LUT2 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache3_data_en),
    .I1(ff_cache3_address[2]) 
);
defparam n5865_s14.INIT=4'h8;
  LUT2 n5897_s18 (
    .F(n5897_21),
    .I0(ff_flush_state[2]),
    .I1(ff_cache0_data[0]) 
);
defparam n5897_s18.INIT=4'h8;
  LUT2 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_data_mask[3]) 
);
defparam n5898_s18.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0D00;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_15),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'h0800;
  LUT3 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=8'hE0;
  LUT3 n5878_s19 (
    .F(n5878_23),
    .I0(ff_cache0_data[19]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5878_s19.INIT=8'h20;
  LUT4 n5877_s15 (
    .F(n5877_19),
    .I0(n5877_12),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5877_21) 
);
defparam n5877_s15.INIT=16'hDF30;
  LUT3 n5897_s19 (
    .F(n5897_23),
    .I0(n5897_13),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5897_s19.INIT=8'h20;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(n5894_12),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5894_13) 
);
defparam n5894_s13.INIT=16'h00EF;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(n5892_14),
    .I1(n5892_15),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5892_s14.INIT=16'h3D33;
  LUT3 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_19),
    .I0(ff_cache_flush_start),
    .I1(ff_start),
    .I2(w_command_vram_valid) 
);
defparam ff_vram_address_16_s14.INIT=8'h01;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_14),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_14),
    .I0(n6693_13),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_already_read_s9.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00BF;
  LUT4 n5898_s19 (
    .F(n5898_23),
    .I0(ff_cache0_data_mask_2_16),
    .I1(n5868_14),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5898_s19.INIT=16'h30AA;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n5643_10),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h1000;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_16),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_address_16_18) 
);
defparam ff_cache2_already_read_s10.INIT=16'h00F8;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_address_16_20),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_7_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_address_16_20),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_15_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_address_16_20),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_23_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_address_16_20),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_31_s9.INIT=16'h5400;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_flush_state_1_s3 (
    .F(ff_flush_state_1_9),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state_2_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_1_s3.INIT=16'hFFF4;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8000;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0800;
  LUT4 ff_cache2_address_16_s12 (
    .F(ff_cache2_address_16_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s12.INIT=16'hBF00;
  LUT4 n5878_s20 (
    .F(n5878_25),
    .I0(n5878_23),
    .I1(n5874_15),
    .I2(ff_cache0_data_en),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s20.INIT=16'hEF20;
  LUT4 n5890_s14 (
    .F(n5890_18),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5877_15),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_7_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_15_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_23_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 n5890_s15 (
    .F(n5890_20),
    .I0(n5890_16),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5866_24) 
);
defparam n5890_s15.INIT=16'hDF00;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h4000;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT3 ff_cache2_address_16_s13 (
    .F(ff_cache2_address_16_20),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_13) 
);
defparam ff_cache2_address_16_s13.INIT=8'h80;
  LUT3 n5898_s20 (
    .F(n5898_25),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_13),
    .I2(n5866_24) 
);
defparam n5898_s20.INIT=8'h80;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache3_data_en_9),
    .I3(ff_cache0_data_en_14) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1000;
  LUT3 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_14) 
);
defparam ff_cache1_data_31_s13.INIT=8'h0B;
  LUT3 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s13.INIT=8'hB0;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_13) 
);
defparam ff_cache3_address_16_s13.INIT=16'hB000;
  LUT3 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_data_mask_3_18) 
);
defparam ff_cache2_data_31_s8.INIT=8'h0B;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5891_s13.INIT=16'hE00E;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5887_s13.INIT=16'hE00E;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s13.INIT=16'hE00E;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5884_s14.INIT=16'hE00E;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s13.INIT=16'hE00E;
  LUT4 n5880_s13 (
    .F(n5880_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5880_s13.INIT=16'hE00E;
  LUT3 n5879_s13 (
    .F(n5879_17),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5879_s13.INIT=8'h82;
  LUT4 n5877_s16 (
    .F(n5877_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[20]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5877_s16.INIT=16'h006F;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s13.INIT=16'hE00E;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5872_s13.INIT=16'hE00E;
  LUT4 n5868_s17 (
    .F(n5868_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s17.INIT=16'hE00E;
  LUT4 n5866_s16 (
    .F(n5866_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s16.INIT=16'hE00E;
  LUT4 n5896_s15 (
    .F(n5896_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s15.INIT=16'hE00E;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s14.INIT=16'hE00E;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache0_data_mask_2_20) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h10;
  LUT3 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_vram_address_16_19) 
);
defparam ff_cache0_data_mask_2_s14.INIT=8'h70;
  LUT3 n5870_s14 (
    .F(n5870_18),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5866_24) 
);
defparam n5870_s14.INIT=8'h70;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0111;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache3_data_en_9) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h70;
  LUT3 ff_flush_state_2_s6 (
    .F(ff_flush_state_2_12),
    .I0(ff_cache3_data_en_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam ff_flush_state_2_s6.INIT=8'h15;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(n5885_9),
    .I1(n6411_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5885_s15.INIT=16'h0777;
  LUT4 n5866_s17 (
    .F(n5866_22),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s17.INIT=16'h0777;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_address_16_14),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_data_en_9) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s9 (
    .F(ff_cache0_data_en_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_data_en_18) 
);
defparam ff_cache0_data_en_s9.INIT=16'h00BF;
  LUT4 n5864_s15 (
    .F(n5864_19),
    .I0(w_command_vram_address[3]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s15.INIT=16'h5554;
  LUT4 n5863_s16 (
    .F(n5863_20),
    .I0(w_command_vram_address[4]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5863_s16.INIT=16'h5554;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_24),
    .I0(ff_cache3_address_16_18),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s10 (
    .F(ff_cache0_data_en_18),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s10.INIT=16'h0001;
  LUT4 n5866_s18 (
    .F(n5866_24),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s18.INIT=16'h0001;
  LUT4 n6695_s12 (
    .F(n6695_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5851_13) 
);
defparam n6695_s12.INIT=16'h00FE;
  LUT4 ff_cache0_data_mask_2_s15 (
    .F(ff_cache0_data_mask_2_22),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s15.INIT=16'h0001;
  LUT4 n5853_s12 (
    .F(n5853_16),
    .I0(ff_cache_vram_address[14]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s12.INIT=16'h0001;
  LUT4 n5852_s13 (
    .F(n5852_17),
    .I0(ff_cache_vram_address[15]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s13.INIT=16'h0001;
  LUT4 n5851_s28 (
    .F(n5851_32),
    .I0(ff_cache_vram_address[16]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s28.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5869_s19 (
    .F(n5869_23),
    .I0(n5869_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5869_s19.INIT=16'h0200;
  LUT4 n5867_s20 (
    .F(n5867_24),
    .I0(n5867_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s20.INIT=16'h0200;
  LUT4 n5893_s17 (
    .F(n5893_21),
    .I0(n5893_13),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5893_s17.INIT=16'h2000;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache0_data_en_18) 
);
defparam ff_cache2_data_en_s6.INIT=16'h00BF;
  LUT4 ff_cache0_already_read_s14 (
    .F(ff_cache0_already_read_22),
    .I0(ff_cache0_data_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache0_already_read_s14.INIT=16'h0100;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache1_address_16_s12 (
    .F(ff_cache1_address_16_18),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache1_address_16_14) 
);
defparam ff_cache1_address_16_s12.INIT=16'h0010;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'hA8AA;
  LUT4 n5869_s20 (
    .F(n5869_25),
    .I0(n99_6),
    .I1(n99_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5869_s20.INIT=16'h0035;
  LUT4 n5875_s14 (
    .F(n5875_18),
    .I0(n105_6),
    .I1(n105_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5875_s14.INIT=16'h0035;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(n115_6),
    .I1(n115_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5885_s16.INIT=16'h0035;
  LUT4 n5890_s16 (
    .F(n5890_22),
    .I0(n120_6),
    .I1(n120_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5890_s16.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(ff_cache_vram_rdata_en_17),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5023_s4.INIT=16'h0EF0;
  LUT4 ff_cache0_already_read_s15 (
    .F(ff_cache0_already_read_24),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_already_read_s15.INIT=16'hB000;
  LUT3 ff_cache1_already_read_s11 (
    .F(ff_cache1_already_read_17),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache0_data_en_14),
    .I2(n6692_11) 
);
defparam ff_cache1_already_read_s11.INIT=8'h80;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_20),
    .I0(ff_cache2_data_en_12),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_vram_address_16_19) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h1500;
  LUT3 ff_cache1_data_7_s9 (
    .F(ff_cache1_data_7_16),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache1_data_7_s9.INIT=8'h10;
  LUT3 ff_cache1_data_15_s9 (
    .F(ff_cache1_data_15_16),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache1_data_15_s9.INIT=8'h10;
  LUT3 ff_cache1_data_23_s9 (
    .F(ff_cache1_data_23_16),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache1_data_23_s9.INIT=8'h10;
  LUT3 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache1_data_31_s14.INIT=8'h10;
  LUT4 ff_vram_address_16_s15 (
    .F(ff_vram_address_16_21),
    .I0(ff_vram_valid_8),
    .I1(ff_cache_flush_start),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_address_16_s15.INIT=16'h0001;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_21),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s16 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1655_4,
  n1645_4,
  w_register_write,
  n1685_4,
  n1679_4,
  w_sprite_mode2_6,
  ff_reset_n2_1,
  w_4colors_mode_5,
  n1063_14,
  n1060_11,
  w_vram_interleave,
  n240_4,
  n959_38,
  n804_29,
  n804_33,
  w_command_vram_rdata_en,
  ff_vram_wdata_mask_3_6,
  n354_8,
  w_pulse1,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_color_latched,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_16_5,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1655_4;
input n1645_4;
input w_register_write;
input n1685_4;
input n1679_4;
input w_sprite_mode2_6;
input ff_reset_n2_1;
input w_4colors_mode_5;
input n1063_14;
input n1060_11;
input w_vram_interleave;
input n240_4;
input n959_38;
input n804_29;
input n804_33;
input w_command_vram_rdata_en;
input ff_vram_wdata_mask_3_6;
input n354_8;
input w_pulse1;
input [7:0] w_register_data;
input [4:1] reg_screen_mode;
input [5:0] w_register_num;
input [1:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output ff_color_latched;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_16_5;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1430_6;
wire n1430_7;
wire n1431_6;
wire n1431_7;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n1013_3;
wire n1014_3;
wire n1015_3;
wire n1016_3;
wire n1017_3;
wire n1018_3;
wire n1019_3;
wire n1020_3;
wire n1021_3;
wire n1054_4;
wire n1056_4;
wire n1143_3;
wire n1144_3;
wire n1145_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1278_3;
wire n1296_3;
wire n1297_3;
wire n1298_3;
wire n1299_3;
wire n1300_3;
wire n1301_3;
wire n1302_3;
wire n1303_3;
wire n1887_8;
wire n1888_9;
wire n1889_8;
wire n1890_9;
wire n1799_91;
wire n1821_95;
wire n1822_93;
wire ff_sx_9_8;
wire ff_color_latched_8;
wire ff_command_execute_6;
wire n1884_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_flush_start_11;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_vram_valid_13;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1820_105;
wire n1817_117;
wire n1815_112;
wire n1772_151;
wire n1823_15;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1420_9;
wire n1200_7;
wire n1199_7;
wire n306_7;
wire n1780_93;
wire n1779_92;
wire n1778_90;
wire n1777_90;
wire n1776_90;
wire n1775_90;
wire n1774_90;
wire n1773_92;
wire n1886_12;
wire n1885_13;
wire n1884_10;
wire n1883_13;
wire n1818_114;
wire n1816_106;
wire n1781_95;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire n1819_126;
wire n1790_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire n2443_4;
wire n307_4;
wire n307_5;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n349_4;
wire n633_7;
wire n668_4;
wire n2690_4;
wire n1013_4;
wire n1013_5;
wire n1014_4;
wire n1014_5;
wire n1014_6;
wire n1014_7;
wire n1015_4;
wire n1015_5;
wire n1016_4;
wire n1016_5;
wire n1017_5;
wire n1018_4;
wire n1018_5;
wire n1019_5;
wire n1020_4;
wire n1020_5;
wire n1021_4;
wire n1021_5;
wire n1054_5;
wire n1143_4;
wire n1144_4;
wire n1147_4;
wire n1148_4;
wire n1150_4;
wire n1201_4;
wire n1202_4;
wire n1203_4;
wire n1204_4;
wire n1205_4;
wire n1206_4;
wire n1207_4;
wire n1208_4;
wire n1278_4;
wire n1887_9;
wire n1887_10;
wire n1887_11;
wire n1887_12;
wire n1888_11;
wire n1888_12;
wire n1888_13;
wire n1889_9;
wire n1889_10;
wire n1889_11;
wire n1889_12;
wire n1890_10;
wire n1890_11;
wire n1890_12;
wire n1890_13;
wire n1799_94;
wire ff_sx_9_9;
wire ff_sx_9_10;
wire ff_command_execute_7;
wire ff_border_detect_7;
wire n1884_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_13;
wire ff_next_state_0_12;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_cache_vram_write_16;
wire ff_cache_vram_write_17;
wire n1817_118;
wire n1815_113;
wire n1815_114;
wire n1772_152;
wire n1823_16;
wire n1447_9;
wire n1445_8;
wire n1200_8;
wire n306_8;
wire n1780_94;
wire n1780_95;
wire n1780_96;
wire n1779_93;
wire n1779_94;
wire n1779_95;
wire n1778_91;
wire n1778_92;
wire n1778_93;
wire n1777_91;
wire n1777_92;
wire n1777_93;
wire n1776_91;
wire n1776_92;
wire n1776_93;
wire n1775_91;
wire n1775_92;
wire n1775_93;
wire n1775_94;
wire n1774_91;
wire n1774_92;
wire n1774_93;
wire n1773_93;
wire n1773_94;
wire n1886_13;
wire n1886_15;
wire n1886_16;
wire n1885_14;
wire n1885_15;
wire n1885_16;
wire n1884_12;
wire n1883_14;
wire n1883_15;
wire n1818_116;
wire n1816_107;
wire n1816_108;
wire n1816_109;
wire n1781_96;
wire ff_xsel_1_13;
wire ff_xsel_1_14;
wire ff_state_0_13;
wire ff_state_0_14;
wire n1819_127;
wire n1790_97;
wire n307_6;
wire n307_7;
wire n349_5;
wire n633_8;
wire n668_5;
wire n1013_7;
wire n1013_8;
wire n1013_9;
wire n1013_10;
wire n1014_8;
wire n1014_9;
wire n1014_10;
wire n1017_6;
wire n1018_6;
wire n1018_7;
wire n1019_6;
wire n1020_7;
wire n1021_7;
wire n1021_8;
wire n1054_7;
wire n1145_5;
wire n1278_6;
wire n1887_13;
wire n1887_17;
wire n1887_18;
wire n1887_19;
wire n1888_14;
wire n1888_15;
wire n1888_16;
wire n1888_17;
wire n1889_13;
wire n1889_15;
wire n1889_16;
wire n1889_17;
wire n1889_18;
wire n1890_14;
wire n1890_15;
wire n1890_16;
wire n1890_18;
wire n1890_19;
wire n1890_20;
wire n1890_21;
wire n1890_22;
wire n1890_23;
wire n1890_24;
wire n1890_25;
wire n1821_97;
wire n1821_98;
wire ff_color_latched_10;
wire n1884_15;
wire ff_source_7_8;
wire ff_cache_flush_start_15;
wire ff_cache_flush_start_16;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_14;
wire ff_next_state_5_15;
wire ff_next_state_5_17;
wire ff_next_state_0_13;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire ff_count_valid_18;
wire n1772_153;
wire n1823_17;
wire n1200_9;
wire n1200_10;
wire n1200_11;
wire n1780_97;
wire n1780_98;
wire n1780_99;
wire n1780_100;
wire n1778_94;
wire n1778_95;
wire n1778_96;
wire n1777_94;
wire n1777_95;
wire n1777_96;
wire n1777_97;
wire n1777_98;
wire n1777_99;
wire n1776_94;
wire n1776_95;
wire n1776_96;
wire n1775_95;
wire n1775_96;
wire n1775_97;
wire n1775_98;
wire n1774_94;
wire n1774_95;
wire n1774_96;
wire n1774_97;
wire n1773_95;
wire n1773_96;
wire n1773_97;
wire n1773_98;
wire n1773_99;
wire n1773_100;
wire n1886_19;
wire n1886_20;
wire n1886_21;
wire n1885_17;
wire n1885_18;
wire n1885_19;
wire n1884_16;
wire n1884_17;
wire n1884_18;
wire n1884_19;
wire n1883_16;
wire n1816_110;
wire n1781_97;
wire n307_8;
wire n1013_11;
wire n1014_11;
wire n1020_8;
wire n1020_9;
wire n1887_20;
wire n1888_21;
wire n1888_22;
wire n1889_19;
wire n1889_21;
wire n1890_26;
wire n1890_27;
wire n1890_28;
wire n1890_29;
wire n1890_30;
wire n1890_31;
wire n1890_32;
wire ff_color_latched_11;
wire ff_cache_flush_start_17;
wire ff_cache_flush_start_18;
wire ff_next_state_5_18;
wire ff_next_state_5_19;
wire n1780_102;
wire n1780_103;
wire n1779_97;
wire n1779_98;
wire n1779_99;
wire n1778_98;
wire n1777_100;
wire n1777_101;
wire n1777_102;
wire n1777_103;
wire n1776_97;
wire n1776_98;
wire n1776_99;
wire n1774_99;
wire n1774_100;
wire n1773_101;
wire n1773_102;
wire n1885_21;
wire n1884_21;
wire n1883_17;
wire n1889_22;
wire n1780_105;
wire n1779_100;
wire n1779_101;
wire n1778_99;
wire n1777_104;
wire n1777_105;
wire n1885_22;
wire ff_border_detect_9;
wire ff_color_latched_13;
wire n1890_36;
wire n1019_8;
wire n1149_6;
wire n1779_103;
wire n1889_24;
wire n1884_23;
wire n1818_118;
wire n1890_38;
wire ff_next_state_5_21;
wire n1146_6;
wire n1145_7;
wire n1445_11;
wire n1278_8;
wire n2559_5;
wire n1015_8;
wire n1017_8;
wire n1446_10;
wire n1447_11;
wire ff_next_state_5_23;
wire n2798_5;
wire n2558_5;
wire n1391_5;
wire n1888_24;
wire n1054_9;
wire n349_8;
wire ff_nx_8_10;
wire n1887_22;
wire n1774_102;
wire n1775_101;
wire n1776_102;
wire n1778_101;
wire n1780_107;
wire n1887_24;
wire n1888_26;
wire n1885_24;
wire n1887_26;
wire n1817_121;
wire n2691_5;
wire n2444_5;
wire n2690_6;
wire n2443_6;
wire n1886_25;
wire ff_count_valid_20;
wire n1888_28;
wire n1882_7;
wire n1881_7;
wire n1880_7;
wire n1879_7;
wire n1878_7;
wire n1877_7;
wire n1876_7;
wire n1875_9;
wire n1884_25;
wire ff_cache_flush_start_20;
wire n1821_100;
wire n1889_28;
wire n1888_30;
wire n1886_27;
wire w_address_s_6_12;
wire n1886_29;
wire n1806_93;
wire n1805_93;
wire n1804_93;
wire n1803_93;
wire n1802_93;
wire n1801_93;
wire n1800_93;
wire n1799_96;
wire n1799_98;
wire n1020_11;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire w_address_d_0_10;
wire n1443_11;
wire n1442_11;
wire n1441_11;
wire n1440_11;
wire n1021_10;
wire n1013_13;
wire n1448_10;
wire ff_read_pixel_7_15;
wire n1449_10;
wire n1450_10;
wire n1451_10;
wire n1452_10;
wire n1453_10;
wire n1454_10;
wire n1455_10;
wire n1351_11;
wire n1890_43;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1178_1;
wire n1178_2;
wire n1177_1;
wire n1177_2;
wire n1176_1;
wire n1176_2;
wire n1175_1;
wire n1175_2;
wire n1174_1;
wire n1174_2;
wire n1173_1;
wire n1173_2;
wire n1172_1;
wire n1172_2;
wire n1171_1;
wire n1171_2;
wire n1170_1;
wire n1170_2;
wire n1169_1;
wire n1169_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1259_9;
wire n985_2;
wire n985_3;
wire n984_2;
wire n984_3;
wire n983_2;
wire n983_3;
wire n982_2;
wire n982_3;
wire n981_2;
wire n981_3;
wire n980_2;
wire n980_3;
wire n979_2;
wire n979_3;
wire n978_2;
wire n978_3;
wire n977_2;
wire n977_0_COUT;
wire n1605_1_SUM;
wire n1605_3;
wire n1606_1_SUM;
wire n1606_3;
wire n1607_1_SUM;
wire n1607_3;
wire n1608_1_SUM;
wire n1608_3;
wire n1609_1_SUM;
wire n1609_3;
wire n1610_1_SUM;
wire n1610_3;
wire n1611_1_SUM;
wire n1611_3;
wire n1612_1_SUM;
wire n1612_3;
wire n1430_9;
wire n1431_9;
wire n1790_94;
wire n1791_91;
wire n1792_91;
wire n1793_91;
wire n1794_91;
wire n1795_91;
wire n1796_91;
wire n1797_91;
wire n1798_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1790_s93 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s93.INIT=8'hCA;
  LUT3 n1791_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s88.INIT=8'hCA;
  LUT3 n1792_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s88.INIT=8'hCA;
  LUT3 n1793_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s88.INIT=8'hCA;
  LUT3 n1794_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s88.INIT=8'hCA;
  LUT3 n1795_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s88.INIT=8'hCA;
  LUT3 n1796_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s88.INIT=8'hCA;
  LUT3 n1797_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s88.INIT=8'hCA;
  LUT3 n1798_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1798_s88.INIT=8'hCA;
  LUT3 n1790_s94 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s94.INIT=8'hCA;
  LUT3 n1791_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s89.INIT=8'hCA;
  LUT3 n1792_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s89.INIT=8'hCA;
  LUT3 n1793_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s89.INIT=8'hCA;
  LUT3 n1794_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s89.INIT=8'hCA;
  LUT3 n1795_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s89.INIT=8'hCA;
  LUT3 n1796_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s89.INIT=8'hCA;
  LUT3 n1797_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s89.INIT=8'hCA;
  LUT3 n1798_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1798_s89.INIT=8'hCA;
  LUT3 n1430_s6 (
    .F(n1430_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s6.INIT=8'hCA;
  LUT3 n1430_s7 (
    .F(n1430_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s7.INIT=8'hCA;
  LUT3 n1431_s6 (
    .F(n1431_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s6.INIT=8'hCA;
  LUT3 n1431_s7 (
    .F(n1431_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s7.INIT=8'hCA;
  LUT3 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(w_next_sx[8]),
    .I2(n307_5) 
);
defparam n307_s0.INIT=8'hC5;
  LUT3 n308_s0 (
    .F(n308_3),
    .I0(n308_4),
    .I1(w_next_sx[7]),
    .I2(n307_5) 
);
defparam n308_s0.INIT=8'hCA;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(w_next_sx[6]),
    .I2(n307_5) 
);
defparam n309_s0.INIT=8'hC5;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(w_next_sx[5]),
    .I2(n307_5) 
);
defparam n310_s0.INIT=8'hC5;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(w_next_sx[4]),
    .I2(n307_5) 
);
defparam n311_s0.INIT=8'hC5;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(w_next_sx[3]),
    .I2(n307_5) 
);
defparam n312_s0.INIT=8'hC5;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_next_sx[2]),
    .I2(n307_5) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_next_sx[1]),
    .I2(n307_5) 
);
defparam n314_s0.INIT=8'hCA;
  LUT3 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(w_next_sx[0]),
    .I2(n307_5) 
);
defparam n315_s0.INIT=8'hC5;
  LUT3 n349_s0 (
    .F(n349_3),
    .I0(n2443_4),
    .I1(n1655_4),
    .I2(n349_4) 
);
defparam n349_s0.INIT=8'hF8;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(n2443_4),
    .I1(n1645_4),
    .I2(n349_4) 
);
defparam n357_s0.INIT=8'hF8;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n633_s3 (
    .F(n633_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n633_7) 
);
defparam n633_s3.INIT=8'hCA;
  LUT3 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_7) 
);
defparam n634_s3.INIT=8'hAC;
  LUT3 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_7) 
);
defparam n635_s3.INIT=8'hAC;
  LUT3 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_7) 
);
defparam n636_s3.INIT=8'hAC;
  LUT3 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_7) 
);
defparam n637_s3.INIT=8'hAC;
  LUT3 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_7) 
);
defparam n638_s3.INIT=8'hAC;
  LUT3 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_7) 
);
defparam n639_s3.INIT=8'hAC;
  LUT3 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_7) 
);
defparam n640_s3.INIT=8'hAC;
  LUT3 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_7) 
);
defparam n641_s3.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2443_4),
    .I1(n1685_4),
    .I2(n668_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n2443_4),
    .I1(n1679_4),
    .I2(n668_4) 
);
defparam n676_s0.INIT=8'hF8;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT4 n1013_s0 (
    .F(n1013_3),
    .I0(n1013_4),
    .I1(n1013_5),
    .I2(n1013_13),
    .I3(ff_start) 
);
defparam n1013_s0.INIT=16'hF0EE;
  LUT4 n1014_s0 (
    .F(n1014_3),
    .I0(n1014_4),
    .I1(n1014_5),
    .I2(n1014_6),
    .I3(n1014_7) 
);
defparam n1014_s0.INIT=16'h0FDD;
  LUT3 n1015_s0 (
    .F(n1015_3),
    .I0(n1015_4),
    .I1(n1015_5),
    .I2(n1014_7) 
);
defparam n1015_s0.INIT=8'h35;
  LUT3 n1016_s0 (
    .F(n1016_3),
    .I0(n1016_4),
    .I1(n1016_5),
    .I2(n1014_7) 
);
defparam n1016_s0.INIT=8'h35;
  LUT3 n1017_s0 (
    .F(n1017_3),
    .I0(n1017_8),
    .I1(n1017_5),
    .I2(n1014_7) 
);
defparam n1017_s0.INIT=8'hC5;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(n1014_5),
    .I2(n1018_5),
    .I3(n1014_7) 
);
defparam n1018_s0.INIT=16'h0FDD;
  LUT4 n1019_s0 (
    .F(n1019_3),
    .I0(n1014_5),
    .I1(n1019_8),
    .I2(n1019_5),
    .I3(n1014_7) 
);
defparam n1019_s0.INIT=16'hF0BB;
  LUT4 n1020_s0 (
    .F(n1020_3),
    .I0(n1020_4),
    .I1(n1020_5),
    .I2(n1020_11),
    .I3(ff_start) 
);
defparam n1020_s0.INIT=16'hF0EE;
  LUT4 n1021_s0 (
    .F(n1021_3),
    .I0(n1021_4),
    .I1(n1021_5),
    .I2(n1021_10),
    .I3(ff_start) 
);
defparam n1021_s0.INIT=16'h0F11;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(n2690_4),
    .I1(n1655_4),
    .I2(n1054_5) 
);
defparam n1054_s1.INIT=8'hF8;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(n2690_4),
    .I1(n1645_4),
    .I2(n1054_5) 
);
defparam n1056_s1.INIT=8'hF8;
  LUT3 n1143_s0 (
    .F(n1143_3),
    .I0(n1143_4),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1143_s0.INIT=8'hC5;
  LUT3 n1144_s0 (
    .F(n1144_3),
    .I0(n1144_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1144_s0.INIT=8'hC5;
  LUT4 n1145_s0 (
    .F(n1145_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1145_7),
    .I3(w_register_write) 
);
defparam n1145_s0.INIT=16'hAA3C;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(n1146_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1146_s0.INIT=8'hCA;
  LUT4 n1147_s0 (
    .F(n1147_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1147_4),
    .I3(w_register_write) 
);
defparam n1147_s0.INIT=16'hAA3C;
  LUT4 n1148_s0 (
    .F(n1148_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1148_4),
    .I3(w_register_write) 
);
defparam n1148_s0.INIT=16'hAA3C;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(n1149_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1149_s0.INIT=8'hC5;
  LUT4 n1150_s0 (
    .F(n1150_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1150_4),
    .I3(w_register_write) 
);
defparam n1150_s0.INIT=16'hAA3C;
  LUT4 n1151_s0 (
    .F(n1151_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1151_s0.INIT=16'hAAC3;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1152_s0.INIT=8'hC5;
  LUT3 n1201_s0 (
    .F(n1201_3),
    .I0(n1201_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1201_s0.INIT=8'hCA;
  LUT3 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1202_s0.INIT=8'hCA;
  LUT3 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1203_s0.INIT=8'hCA;
  LUT3 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1204_s0.INIT=8'hCA;
  LUT3 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1205_s0.INIT=8'hCA;
  LUT3 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1206_s0.INIT=8'hCA;
  LUT3 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1207_s0.INIT=8'hCA;
  LUT3 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1208_s0.INIT=8'hCA;
  LUT4 n1278_s0 (
    .F(n1278_3),
    .I0(w_register_write),
    .I1(n1278_4),
    .I2(ff_state[5]),
    .I3(n1278_8) 
);
defparam n1278_s0.INIT=16'hFF40;
  LUT3 n1296_s0 (
    .F(n1296_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1296_s0.INIT=8'hCA;
  LUT3 n1297_s0 (
    .F(n1297_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1297_s0.INIT=8'hCA;
  LUT3 n1298_s0 (
    .F(n1298_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1298_s0.INIT=8'hCA;
  LUT3 n1299_s0 (
    .F(n1299_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1299_s0.INIT=8'hCA;
  LUT3 n1300_s0 (
    .F(n1300_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1300_s0.INIT=8'hCA;
  LUT3 n1301_s0 (
    .F(n1301_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1301_s0.INIT=8'hCA;
  LUT3 n1302_s0 (
    .F(n1302_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1302_s0.INIT=8'hCA;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT4 n1887_s5 (
    .F(n1887_8),
    .I0(n1887_9),
    .I1(n1887_10),
    .I2(n1887_11),
    .I3(n1887_12) 
);
defparam n1887_s5.INIT=16'hFF0E;
  LUT4 n1888_s6 (
    .F(n1888_9),
    .I0(n1888_26),
    .I1(n1888_11),
    .I2(n1888_12),
    .I3(n1888_13) 
);
defparam n1888_s6.INIT=16'h000D;
  LUT4 n1889_s5 (
    .F(n1889_8),
    .I0(n1889_9),
    .I1(n1889_10),
    .I2(n1889_11),
    .I3(n1889_12) 
);
defparam n1889_s5.INIT=16'h0001;
  LUT4 n1890_s6 (
    .F(n1890_9),
    .I0(n1890_10),
    .I1(n1890_11),
    .I2(n1890_12),
    .I3(n1890_13) 
);
defparam n1890_s6.INIT=16'hB0FF;
  LUT4 n1799_s87 (
    .F(n1799_91),
    .I0(n1799_98),
    .I1(n1799_96),
    .I2(w_address_s_16_5),
    .I3(n1799_94) 
);
defparam n1799_s87.INIT=16'h0AF3;
  LUT3 n1821_s91 (
    .F(n1821_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1821_100) 
);
defparam n1821_s91.INIT=8'hCA;
  LUT3 n1822_s89 (
    .F(n1822_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1821_100) 
);
defparam n1822_s89.INIT=8'hCA;
  LUT4 w_address_s_16_s2 (
    .F(w_address_s_16_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_6) 
);
defparam w_address_s_16_s2.INIT=16'h1800;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_sx_9_9),
    .I1(ff_command[0]),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF70;
  LUT4 ff_color_latched_s3 (
    .F(ff_color_latched_8),
    .I0(n1278_4),
    .I1(ff_state[5]),
    .I2(n1278_8),
    .I3(ff_color_latched_13) 
);
defparam ff_color_latched_s3.INIT=16'hFFF8;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(ff_command_execute_7) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1884_s3 (
    .F(n1884_8),
    .I0(ff_cache_vram_valid),
    .I1(n1884_11),
    .I2(ff_start) 
);
defparam n1884_s3.INIT=8'hF4;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_20),
    .I1(ff_cache_flush_start_13),
    .I2(ff_state[5]),
    .I3(ff_cache_flush_start_14) 
);
defparam ff_cache_flush_start_s6.INIT=16'hCA00;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h4;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_21),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT3 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_5_21),
    .I1(ff_next_state_0_12),
    .I2(ff_next_state_5_13) 
);
defparam ff_next_state_0_s7.INIT=8'h10;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFB0;
  LUT3 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_13),
    .I0(n5284_7),
    .I1(ff_start),
    .I2(ff_cache_vram_write_15) 
);
defparam ff_cache_vram_valid_s9.INIT=8'hF1;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_count_valid_14),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF01;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_16),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_write_17) 
);
defparam ff_cache_vram_write_s11.INIT=8'hD0;
  LUT4 n1820_s91 (
    .F(n1820_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1820_s91.INIT=16'h00F8;
  LUT4 n1817_s101 (
    .F(n1817_117),
    .I0(n1817_118),
    .I1(n1817_121),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1817_s101.INIT=16'h030A;
  LUT4 n1815_s98 (
    .F(n1815_112),
    .I0(n1815_113),
    .I1(ff_state[4]),
    .I2(n1815_114),
    .I3(ff_state[3]) 
);
defparam n1815_s98.INIT=16'h0310;
  LUT4 n1772_s125 (
    .F(n1772_151),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_12),
    .I2(n1772_152),
    .I3(ff_state[5]) 
);
defparam n1772_s125.INIT=16'h00F8;
  LUT4 n1823_s10 (
    .F(n1823_15),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_next_state_0_12),
    .I3(n1823_16) 
);
defparam n1823_s10.INIT=16'h0001;
  LUT4 n1447_s2 (
    .F(n1447_7),
    .I0(n1447_11),
    .I1(n1431_9),
    .I2(ff_start),
    .I3(n1447_9) 
);
defparam n1447_s2.INIT=16'h0C0A;
  LUT4 n1446_s2 (
    .F(n1446_7),
    .I0(n1446_10),
    .I1(n1430_9),
    .I2(ff_start),
    .I3(n1447_9) 
);
defparam n1446_s2.INIT=16'h0C0A;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1445_8),
    .I3(n1445_11) 
);
defparam n1445_s2.INIT=16'hCA00;
  LUT4 n1444_s2 (
    .F(n1444_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1445_8),
    .I3(n1445_11) 
);
defparam n1444_s2.INIT=16'hCA00;
  LUT3 n1420_s4 (
    .F(n1420_9),
    .I0(ff_start),
    .I1(ff_border_detect_request),
    .I2(ff_command_execute_7) 
);
defparam n1420_s4.INIT=8'h40;
  LUT4 n1200_s2 (
    .F(n1200_7),
    .I0(n1170_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1200_s2.INIT=16'h0C0A;
  LUT4 n1199_s2 (
    .F(n1199_7),
    .I0(n1169_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1199_s2.INIT=16'h0C0A;
  LUT3 n306_s2 (
    .F(n306_7),
    .I0(ff_start),
    .I1(w_next_sx[9]),
    .I2(n306_8) 
);
defparam n306_s2.INIT=8'h40;
  LUT3 n1780_s87 (
    .F(n1780_93),
    .I0(n1780_94),
    .I1(n1780_95),
    .I2(n1780_96) 
);
defparam n1780_s87.INIT=8'hF4;
  LUT3 n1779_s86 (
    .F(n1779_92),
    .I0(n1779_93),
    .I1(n1779_94),
    .I2(n1779_95) 
);
defparam n1779_s86.INIT=8'hF4;
  LUT4 n1778_s84 (
    .F(n1778_90),
    .I0(n1778_91),
    .I1(n1778_92),
    .I2(ff_state[5]),
    .I3(n1778_93) 
);
defparam n1778_s84.INIT=16'h000D;
  LUT4 n1777_s84 (
    .F(n1777_90),
    .I0(n1777_91),
    .I1(n1777_92),
    .I2(ff_state[5]),
    .I3(n1777_93) 
);
defparam n1777_s84.INIT=16'h000E;
  LUT4 n1776_s84 (
    .F(n1776_90),
    .I0(n1776_91),
    .I1(n1776_92),
    .I2(n1776_93),
    .I3(ff_state[5]) 
);
defparam n1776_s84.INIT=16'h000D;
  LUT4 n1775_s84 (
    .F(n1775_90),
    .I0(n1775_91),
    .I1(n1775_92),
    .I2(n1775_93),
    .I3(n1775_94) 
);
defparam n1775_s84.INIT=16'h1F00;
  LUT4 n1774_s84 (
    .F(n1774_90),
    .I0(n1774_91),
    .I1(n1774_92),
    .I2(n1774_93),
    .I3(ff_state[5]) 
);
defparam n1774_s84.INIT=16'h00B0;
  LUT3 n1773_s86 (
    .F(n1773_92),
    .I0(ff_state[5]),
    .I1(n1773_93),
    .I2(n1773_94) 
);
defparam n1773_s86.INIT=8'h04;
  LUT4 n1886_s7 (
    .F(n1886_12),
    .I0(n1886_13),
    .I1(n1886_27),
    .I2(n1886_15),
    .I3(n1886_16) 
);
defparam n1886_s7.INIT=16'hFF40;
  LUT4 n1885_s8 (
    .F(n1885_13),
    .I0(n1885_14),
    .I1(n1887_11),
    .I2(n1885_15),
    .I3(n1885_16) 
);
defparam n1885_s8.INIT=16'hFFF2;
  LUT4 n1884_s4 (
    .F(n1884_10),
    .I0(ff_eq),
    .I1(n1884_12),
    .I2(ff_state[4]),
    .I3(n1887_9) 
);
defparam n1884_s4.INIT=16'hF800;
  LUT4 n1883_s8 (
    .F(n1883_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1883_14),
    .I3(n1883_15) 
);
defparam n1883_s8.INIT=16'hFF10;
  LUT4 n1818_s98 (
    .F(n1818_114),
    .I0(w_4colors_mode_5),
    .I1(n1818_118),
    .I2(n1818_116),
    .I3(ff_state[4]) 
);
defparam n1818_s98.INIT=16'hFF0B;
  LUT4 n1816_s92 (
    .F(n1816_106),
    .I0(n1816_107),
    .I1(n1816_108),
    .I2(ff_state[3]),
    .I3(n1816_109) 
);
defparam n1816_s92.INIT=16'hC5FF;
  LUT4 n1781_s85 (
    .F(n1781_95),
    .I0(n1781_96),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[5]) 
);
defparam n1781_s85.INIT=16'h3AFF;
  LUT3 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_0_12),
    .I1(ff_cache_vram_write_16),
    .I2(ff_cache_vram_write_17) 
);
defparam ff_cache_vram_address_16_s7.INIT=8'h10;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_13),
    .I1(ff_xsel_1_14),
    .I2(ff_next_state_0_12),
    .I3(ff_next_state_5_13) 
);
defparam ff_xsel_1_s8.INIT=16'h0D00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_13),
    .I1(ff_state_0_14),
    .I2(n1887_9),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT2 n1819_s106 (
    .F(n1819_126),
    .I0(ff_state[4]),
    .I1(n1819_127) 
);
defparam n1819_s106.INIT=4'h4;
  LUT2 n1790_s91 (
    .F(n1790_96),
    .I0(ff_state[4]),
    .I1(n1790_97) 
);
defparam n1790_s91.INIT=4'hE;
  LUT3 w_address_s_6_s8 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_6_s8.INIT=8'hCA;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s6 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_0_s6.INIT=8'hAC;
  LUT4 n2443_s1 (
    .F(n2443_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2443_s1.INIT=16'h1000;
  LUT4 n307_s1 (
    .F(n307_4),
    .I0(n307_6),
    .I1(reg_sx[8]),
    .I2(reg_dx[8]),
    .I3(n1014_5) 
);
defparam n307_s1.INIT=16'h0FBB;
  LUT3 n307_s2 (
    .F(n307_5),
    .I0(n306_8),
    .I1(n307_7),
    .I2(ff_start) 
);
defparam n307_s2.INIT=8'h0E;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(reg_sx[7]),
    .I1(n307_6),
    .I2(reg_dx[7]),
    .I3(n1014_5) 
);
defparam n308_s1.INIT=16'hF0EE;
  LUT4 n309_s1 (
    .F(n309_4),
    .I0(n307_6),
    .I1(reg_sx[6]),
    .I2(reg_dx[6]),
    .I3(n1014_5) 
);
defparam n309_s1.INIT=16'h0FBB;
  LUT4 n310_s1 (
    .F(n310_4),
    .I0(n307_6),
    .I1(reg_sx[5]),
    .I2(reg_dx[5]),
    .I3(n1014_5) 
);
defparam n310_s1.INIT=16'h0FBB;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(n307_6),
    .I1(reg_sx[4]),
    .I2(reg_dx[4]),
    .I3(n1014_5) 
);
defparam n311_s1.INIT=16'h0FBB;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(n307_6),
    .I1(reg_sx[3]),
    .I2(reg_dx[3]),
    .I3(n1014_5) 
);
defparam n312_s1.INIT=16'h0FBB;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n307_6),
    .I3(n1014_5) 
);
defparam n313_s1.INIT=16'h0A0C;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n307_6),
    .I3(n1014_5) 
);
defparam n314_s1.INIT=16'h0A0C;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(n307_6),
    .I1(reg_sx[0]),
    .I2(reg_dx[0]),
    .I3(n1014_5) 
);
defparam n315_s1.INIT=16'h0FBB;
  LUT3 n349_s1 (
    .F(n349_4),
    .I0(n307_7),
    .I1(n349_5),
    .I2(n349_8) 
);
defparam n349_s1.INIT=8'h40;
  LUT4 n633_s4 (
    .F(n633_7),
    .I0(n633_8),
    .I1(n307_7),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n633_s4.INIT=16'h000E;
  LUT4 n668_s1 (
    .F(n668_4),
    .I0(n668_5),
    .I1(n307_7),
    .I2(n633_8),
    .I3(n349_8) 
);
defparam n668_s1.INIT=16'h5300;
  LUT4 n2690_s1 (
    .F(n2690_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2690_s1.INIT=16'h4000;
  LUT4 n1013_s1 (
    .F(n1013_4),
    .I0(n1013_7),
    .I1(n1013_8),
    .I2(ff_nx[8]),
    .I3(n633_8) 
);
defparam n1013_s1.INIT=16'h7800;
  LUT4 n1013_s2 (
    .F(n1013_5),
    .I0(n1013_9),
    .I1(n977_2),
    .I2(n633_8),
    .I3(n307_7) 
);
defparam n1013_s2.INIT=16'h0C05;
  LUT4 n1014_s1 (
    .F(n1014_4),
    .I0(reg_nx[6]),
    .I1(n1014_8),
    .I2(n1014_9),
    .I3(reg_nx[7]) 
);
defparam n1014_s1.INIT=16'h40BF;
  LUT4 n1014_s2 (
    .F(n1014_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1014_s2.INIT=16'h4000;
  LUT3 n1014_s3 (
    .F(n1014_6),
    .I0(n1014_10),
    .I1(n978_2),
    .I2(n633_8) 
);
defparam n1014_s3.INIT=8'h53;
  LUT3 n1014_s4 (
    .F(n1014_7),
    .I0(n633_8),
    .I1(n307_7),
    .I2(ff_start) 
);
defparam n1014_s4.INIT=8'h0E;
  LUT4 n1015_s1 (
    .F(n1015_4),
    .I0(n1014_8),
    .I1(n1014_9),
    .I2(n1014_5),
    .I3(reg_nx[6]) 
);
defparam n1015_s1.INIT=16'h0807;
  LUT3 n1015_s2 (
    .F(n1015_5),
    .I0(n1015_8),
    .I1(n979_2),
    .I2(n633_8) 
);
defparam n1015_s2.INIT=8'h53;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(reg_nx[4]),
    .I1(n1014_9),
    .I2(n1014_5),
    .I3(reg_nx[5]) 
);
defparam n1016_s1.INIT=16'h040B;
  LUT4 n1016_s2 (
    .F(n1016_5),
    .I0(n980_2),
    .I1(ff_nx[5]),
    .I2(n1013_7),
    .I3(n633_8) 
);
defparam n1016_s2.INIT=16'hC355;
  LUT4 n1017_s2 (
    .F(n1017_5),
    .I0(n981_2),
    .I1(ff_nx[4]),
    .I2(n1017_6),
    .I3(n633_8) 
);
defparam n1017_s2.INIT=16'h3CAA;
  LUT4 n1018_s1 (
    .F(n1018_4),
    .I0(reg_nx[2]),
    .I1(n633_8),
    .I2(n1018_6),
    .I3(reg_nx[3]) 
);
defparam n1018_s1.INIT=16'h10EF;
  LUT4 n1018_s2 (
    .F(n1018_5),
    .I0(n982_2),
    .I1(ff_nx[3]),
    .I2(n1018_7),
    .I3(n633_8) 
);
defparam n1018_s2.INIT=16'hC355;
  LUT4 n1019_s2 (
    .F(n1019_5),
    .I0(n983_2),
    .I1(ff_nx[2]),
    .I2(n1019_6),
    .I3(n633_8) 
);
defparam n1019_s2.INIT=16'h3CAA;
  LUT4 n1020_s1 (
    .F(n1020_4),
    .I0(n1020_7),
    .I1(n984_2),
    .I2(n633_8),
    .I3(n307_7) 
);
defparam n1020_s1.INIT=16'h0C05;
  LUT3 n1020_s2 (
    .F(n1020_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(n633_8) 
);
defparam n1020_s2.INIT=8'h90;
  LUT2 n1021_s1 (
    .F(n1021_4),
    .I0(ff_nx[0]),
    .I1(n633_8) 
);
defparam n1021_s1.INIT=4'h8;
  LUT4 n1021_s2 (
    .F(n1021_5),
    .I0(n1021_7),
    .I1(n985_2),
    .I2(n633_8),
    .I3(n307_7) 
);
defparam n1021_s2.INIT=16'h0305;
  LUT4 n1054_s2 (
    .F(n1054_5),
    .I0(n307_7),
    .I1(n1054_9),
    .I2(ff_start),
    .I3(n1054_7) 
);
defparam n1054_s2.INIT=16'hF400;
  LUT4 n1143_s1 (
    .F(n1143_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1145_7),
    .I3(ff_ny[9]) 
);
defparam n1143_s1.INIT=16'h10EF;
  LUT3 n1144_s1 (
    .F(n1144_4),
    .I0(ff_ny[7]),
    .I1(n1145_7),
    .I2(ff_ny[8]) 
);
defparam n1144_s1.INIT=8'h4B;
  LUT2 n1147_s1 (
    .F(n1147_4),
    .I0(ff_ny[4]),
    .I1(n1148_4) 
);
defparam n1147_s1.INIT=4'h4;
  LUT4 n1148_s1 (
    .F(n1148_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1148_s1.INIT=16'h0001;
  LUT2 n1150_s1 (
    .F(n1150_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1150_s1.INIT=4'h1;
  LUT3 n1201_s1 (
    .F(n1201_4),
    .I0(n1171_1),
    .I1(w_next_nyb[7]),
    .I2(n1200_8) 
);
defparam n1201_s1.INIT=8'hCA;
  LUT3 n1202_s1 (
    .F(n1202_4),
    .I0(n1172_1),
    .I1(w_next_nyb[6]),
    .I2(n1200_8) 
);
defparam n1202_s1.INIT=8'hCA;
  LUT3 n1203_s1 (
    .F(n1203_4),
    .I0(n1173_1),
    .I1(w_next_nyb[5]),
    .I2(n1200_8) 
);
defparam n1203_s1.INIT=8'hCA;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(n1174_1),
    .I1(w_next_nyb[4]),
    .I2(n1200_8) 
);
defparam n1204_s1.INIT=8'hCA;
  LUT3 n1205_s1 (
    .F(n1205_4),
    .I0(n1175_1),
    .I1(w_next_nyb[3]),
    .I2(n1200_8) 
);
defparam n1205_s1.INIT=8'hCA;
  LUT3 n1206_s1 (
    .F(n1206_4),
    .I0(n1176_1),
    .I1(w_next_nyb[2]),
    .I2(n1200_8) 
);
defparam n1206_s1.INIT=8'hCA;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(n1177_1),
    .I1(w_next_nyb[1]),
    .I2(n1200_8) 
);
defparam n1207_s1.INIT=8'hCA;
  LUT3 n1208_s1 (
    .F(n1208_4),
    .I0(n1178_1),
    .I1(w_next_nyb[0]),
    .I2(n1200_8) 
);
defparam n1208_s1.INIT=8'hCA;
  LUT2 n1278_s1 (
    .F(n1278_4),
    .I0(ff_state[0]),
    .I1(n1278_6) 
);
defparam n1278_s1.INIT=4'h4;
  LUT2 n1887_s6 (
    .F(n1887_9),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1887_s6.INIT=4'h1;
  LUT4 n1887_s7 (
    .F(n1887_10),
    .I0(n1887_13),
    .I1(n1887_26),
    .I2(n1887_22),
    .I3(n1887_24) 
);
defparam n1887_s7.INIT=16'hF400;
  LUT4 n1887_s8 (
    .F(n1887_11),
    .I0(n1887_17),
    .I1(n1887_18),
    .I2(n1890_11),
    .I3(n1887_19) 
);
defparam n1887_s8.INIT=16'h001F;
  LUT4 n1887_s9 (
    .F(n1887_12),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1887_s9.INIT=16'hE000;
  LUT2 n1888_s8 (
    .F(n1888_11),
    .I0(ff_state[3]),
    .I1(n1888_15) 
);
defparam n1888_s8.INIT=4'h4;
  LUT4 n1888_s9 (
    .F(n1888_12),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1888_s9.INIT=16'h3D00;
  LUT4 n1888_s10 (
    .F(n1888_13),
    .I0(n1888_16),
    .I1(n1888_17),
    .I2(n1888_28),
    .I3(n1888_30) 
);
defparam n1888_s10.INIT=16'hF100;
  LUT4 n1889_s6 (
    .F(n1889_9),
    .I0(ff_xsel_1_14),
    .I1(n1889_13),
    .I2(n1889_28),
    .I3(n1887_17) 
);
defparam n1889_s6.INIT=16'h1030;
  LUT4 n1889_s7 (
    .F(n1889_10),
    .I0(n1888_15),
    .I1(ff_state[3]),
    .I2(n1889_15),
    .I3(n1883_14) 
);
defparam n1889_s7.INIT=16'h0D00;
  LUT4 n1889_s8 (
    .F(n1889_11),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1889_s8.INIT=16'hF100;
  LUT4 n1889_s9 (
    .F(n1889_12),
    .I0(n1889_16),
    .I1(n1889_17),
    .I2(n1889_18),
    .I3(n1887_9) 
);
defparam n1889_s9.INIT=16'hEF00;
  LUT4 n1890_s7 (
    .F(n1890_10),
    .I0(n1890_14),
    .I1(n1890_15),
    .I2(n1890_16),
    .I3(n1890_43) 
);
defparam n1890_s7.INIT=16'h1000;
  LUT4 n1890_s8 (
    .F(n1890_11),
    .I0(n1890_18),
    .I1(n1890_19),
    .I2(n1890_20),
    .I3(ff_state_0_13) 
);
defparam n1890_s8.INIT=16'h8F00;
  LUT4 n1890_s9 (
    .F(n1890_12),
    .I0(n1890_21),
    .I1(n1817_121),
    .I2(n1890_22),
    .I3(n1890_23) 
);
defparam n1890_s9.INIT=16'h8F00;
  LUT4 n1890_s10 (
    .F(n1890_13),
    .I0(n1278_4),
    .I1(n1890_24),
    .I2(n1883_14),
    .I3(n1890_25) 
);
defparam n1890_s10.INIT=16'h001F;
  LUT4 n1799_s90 (
    .F(n1799_94),
    .I0(ff_sy[0]),
    .I1(ff_dy[0]),
    .I2(w_address_s_16_5),
    .I3(n1790_96) 
);
defparam n1799_s90.INIT=16'h305F;
  LUT2 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[1]),
    .I1(ff_command[3]) 
);
defparam ff_sx_9_s4.INIT=4'h8;
  LUT3 ff_sx_9_s5 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=8'h40;
  LUT4 ff_command_execute_s4 (
    .F(ff_command_execute_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_execute_s4.INIT=16'h0100;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1063_14),
    .I3(n1060_11) 
);
defparam ff_border_detect_s4.INIT=16'h4000;
  LUT4 n1884_s5 (
    .F(n1884_11),
    .I0(n1884_25),
    .I1(n1884_23),
    .I2(n1884_15),
    .I3(ff_state[5]) 
);
defparam n1884_s5.INIT=16'hF0EE;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_source_7_8),
    .I3(n1816_108) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1200_8),
    .I2(n633_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_cache_flush_start_16) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF800;
  LUT2 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_flush_start_s9.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_21),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h0C05;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_state[5]),
    .I3(ff_cache_flush_start_14) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h8F00;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_next_state_5_15),
    .I1(ff_next_state_5_23),
    .I2(n1821_98),
    .I3(ff_next_state_5_17) 
);
defparam ff_next_state_5_s9.INIT=16'h1F00;
  LUT4 ff_next_state_0_s8 (
    .F(ff_next_state_0_12),
    .I0(w_4colors_mode_5),
    .I1(n1821_97),
    .I2(n1821_98),
    .I3(ff_next_state_0_13) 
);
defparam ff_next_state_0_s8.INIT=16'h1000;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_color_latched),
    .I1(ff_cache_flush_start_16),
    .I2(ff_state_5_15),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s7.INIT=16'h0FBB;
  LUT3 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(n1890_19),
    .I1(n1890_14),
    .I2(ff_state[0]) 
);
defparam ff_state_5_s8.INIT=8'h70;
  LUT3 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_16),
    .I1(ff_state_5_17),
    .I2(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=8'h07;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n1884_23),
    .I1(ff_count_valid_20),
    .I2(ff_state[5]),
    .I3(ff_count_valid_16) 
);
defparam ff_count_valid_s8.INIT=16'hFE00;
  LUT3 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_count_valid_17),
    .I1(ff_count_valid_18),
    .I2(ff_state[4]) 
);
defparam ff_count_valid_s9.INIT=8'h0E;
  LUT4 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_state[4]),
    .I1(n1278_6),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_count_valid_20) 
);
defparam ff_cache_vram_write_s12.INIT=16'h00E4;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_17),
    .I0(ff_next_state_5_15),
    .I1(ff_next_state_5_23),
    .I2(n1821_98),
    .I3(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s13.INIT=16'h1F00;
  LUT4 n1817_s102 (
    .F(n1817_118),
    .I0(w_4colors_mode_5),
    .I1(n1887_13),
    .I2(ff_dx[8]),
    .I3(n1821_97) 
);
defparam n1817_s102.INIT=16'h00BF;
  LUT4 n1815_s99 (
    .F(n1815_113),
    .I0(w_4colors_mode_5),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1815_s99.INIT=16'hBF00;
  LUT4 n1815_s100 (
    .F(n1815_114),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1815_s100.INIT=16'h14CF;
  LUT3 n1772_s126 (
    .F(n1772_152),
    .I0(ff_next_state_5_21),
    .I1(ff_state[4]),
    .I2(n1772_153) 
);
defparam n1772_s126.INIT=8'h0E;
  LUT4 n1823_s11 (
    .F(n1823_16),
    .I0(w_4colors_mode_5),
    .I1(n1823_17),
    .I2(ff_next_state_0_13),
    .I3(ff_state[4]) 
);
defparam n1823_s11.INIT=16'h1000;
  LUT2 n1447_s4 (
    .F(n1447_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1447_s4.INIT=4'h4;
  LUT2 n1445_s3 (
    .F(n1445_8),
    .I0(ff_xsel[0]),
    .I1(w_vram_interleave) 
);
defparam n1445_s3.INIT=4'h1;
  LUT4 n1200_s3 (
    .F(n1200_8),
    .I0(n1200_9),
    .I1(n1200_10),
    .I2(n1200_11),
    .I3(n1259_9) 
);
defparam n1200_s3.INIT=16'h7F00;
  LUT4 n306_s3 (
    .F(n306_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n306_s3.INIT=16'h1000;
  LUT4 n1780_s88 (
    .F(n1780_94),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1780_98),
    .I3(n1821_97) 
);
defparam n1780_s88.INIT=16'h3A00;
  LUT4 n1780_s89 (
    .F(n1780_95),
    .I0(n1821_97),
    .I1(ff_color[0]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1780_s89.INIT=16'h000E;
  LUT4 n1780_s90 (
    .F(n1780_96),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1780_99),
    .I3(n1780_100) 
);
defparam n1780_s90.INIT=16'h5C00;
  LUT4 n1779_s87 (
    .F(n1779_93),
    .I0(n1779_103),
    .I1(ff_read_byte[1]),
    .I2(n1780_98),
    .I3(n1821_97) 
);
defparam n1779_s87.INIT=16'h3A00;
  LUT4 n1779_s88 (
    .F(n1779_94),
    .I0(n1821_97),
    .I1(ff_color[1]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1779_s88.INIT=16'h000E;
  LUT4 n1779_s89 (
    .F(n1779_95),
    .I0(n1779_103),
    .I1(ff_read_byte[1]),
    .I2(n1780_99),
    .I3(n1780_100) 
);
defparam n1779_s89.INIT=16'h5C00;
  LUT4 n1778_s85 (
    .F(n1778_91),
    .I0(n1778_94),
    .I1(n1778_95),
    .I2(n240_4),
    .I3(n1775_93) 
);
defparam n1778_s85.INIT=16'hC500;
  LUT4 n1778_s86 (
    .F(n1778_92),
    .I0(n1778_95),
    .I1(n1780_97),
    .I2(n1778_96),
    .I3(w_vram_interleave) 
);
defparam n1778_s86.INIT=16'h0305;
  LUT4 n1778_s87 (
    .F(n1778_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1775_93),
    .I3(ff_state[4]) 
);
defparam n1778_s87.INIT=16'h0305;
  LUT4 n1777_s85 (
    .F(n1777_91),
    .I0(n1777_94),
    .I1(n1777_95),
    .I2(n1777_96),
    .I3(n1775_93) 
);
defparam n1777_s85.INIT=16'hEF00;
  LUT4 n1777_s86 (
    .F(n1777_92),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(n1775_93),
    .I3(ff_state[4]) 
);
defparam n1777_s86.INIT=16'h0C0A;
  LUT4 n1777_s87 (
    .F(n1777_93),
    .I0(n1777_97),
    .I1(n1779_103),
    .I2(n1777_98),
    .I3(n1777_99) 
);
defparam n1777_s87.INIT=16'hF800;
  LUT4 n1776_s85 (
    .F(n1776_91),
    .I0(n1776_94),
    .I1(n1776_95),
    .I2(n240_4),
    .I3(n1775_93) 
);
defparam n1776_s85.INIT=16'h4F00;
  LUT4 n1776_s86 (
    .F(n1776_92),
    .I0(n1780_97),
    .I1(ff_read_byte[4]),
    .I2(n240_4),
    .I3(n1776_96) 
);
defparam n1776_s86.INIT=16'h0C05;
  LUT4 n1776_s87 (
    .F(n1776_93),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(n1775_93),
    .I3(ff_state[4]) 
);
defparam n1776_s87.INIT=16'h0305;
  LUT4 n1775_s85 (
    .F(n1775_91),
    .I0(n1775_95),
    .I1(n1775_96),
    .I2(n1775_97),
    .I3(n240_4) 
);
defparam n1775_s85.INIT=16'hD000;
  LUT4 n1775_s86 (
    .F(n1775_92),
    .I0(n1779_103),
    .I1(ff_read_byte[5]),
    .I2(n240_4),
    .I3(n1776_96) 
);
defparam n1775_s86.INIT=16'h030A;
  LUT4 n1775_s87 (
    .F(n1775_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1775_s87.INIT=16'hC788;
  LUT3 n1775_s88 (
    .F(n1775_94),
    .I0(n1775_98),
    .I1(n1775_93),
    .I2(ff_state[5]) 
);
defparam n1775_s88.INIT=8'h0D;
  LUT4 n1774_s85 (
    .F(n1774_91),
    .I0(n1778_95),
    .I1(n1780_97),
    .I2(w_vram_interleave),
    .I3(n1774_94) 
);
defparam n1774_s85.INIT=16'h3500;
  LUT3 n1774_s86 (
    .F(n1774_92),
    .I0(n1774_94),
    .I1(ff_read_byte[6]),
    .I2(n1777_99) 
);
defparam n1774_s86.INIT=8'hB0;
  LUT4 n1774_s87 (
    .F(n1774_93),
    .I0(n1774_95),
    .I1(n1774_96),
    .I2(n1774_97),
    .I3(n1775_93) 
);
defparam n1774_s87.INIT=16'h77F0;
  LUT4 n1773_s87 (
    .F(n1773_93),
    .I0(n1773_95),
    .I1(n1773_96),
    .I2(n1773_97),
    .I3(n1775_93) 
);
defparam n1773_s87.INIT=16'h77F0;
  LUT4 n1773_s88 (
    .F(n1773_94),
    .I0(n1773_98),
    .I1(n1773_99),
    .I2(n1774_94),
    .I3(n1773_100) 
);
defparam n1773_s88.INIT=16'h1F00;
  LUT4 n1886_s8 (
    .F(n1886_13),
    .I0(n1886_29),
    .I1(n1886_25),
    .I2(n1890_10),
    .I3(ff_state_0_13) 
);
defparam n1886_s8.INIT=16'hF400;
  LUT4 n1886_s10 (
    .F(n1886_15),
    .I0(n1886_19),
    .I1(n1886_20),
    .I2(n1890_16),
    .I3(n1889_16) 
);
defparam n1886_s10.INIT=16'h00BF;
  LUT3 n1886_s11 (
    .F(n1886_16),
    .I0(n1886_21),
    .I1(n1888_15),
    .I2(n1887_24) 
);
defparam n1886_s11.INIT=8'hE0;
  LUT4 n1885_s9 (
    .F(n1885_14),
    .I0(n1889_13),
    .I1(n1886_29),
    .I2(ff_state[2]),
    .I3(n1889_28) 
);
defparam n1885_s9.INIT=16'h8F00;
  LUT4 n1885_s10 (
    .F(n1885_15),
    .I0(ff_state_5_13),
    .I1(n1887_22),
    .I2(n1885_17),
    .I3(n1887_24) 
);
defparam n1885_s10.INIT=16'hF400;
  LUT4 n1885_s11 (
    .F(n1885_16),
    .I0(n1889_17),
    .I1(n1885_18),
    .I2(n1885_19),
    .I3(n1887_9) 
);
defparam n1885_s11.INIT=16'h4F00;
  LUT4 n1884_s6 (
    .F(n1884_12),
    .I0(n1884_16),
    .I1(n1884_17),
    .I2(n1884_18),
    .I3(n1884_19) 
);
defparam n1884_s6.INIT=16'h8000;
  LUT2 n1883_s9 (
    .F(n1883_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1883_s9.INIT=4'h4;
  LUT4 n1883_s10 (
    .F(n1883_15),
    .I0(ff_eq),
    .I1(n1884_12),
    .I2(n1821_98),
    .I3(n1883_16) 
);
defparam n1883_s10.INIT=16'h4F00;
  LUT4 n1818_s100 (
    .F(n1818_116),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1818_s100.INIT=16'hC8FC;
  LUT4 n1816_s93 (
    .F(n1816_107),
    .I0(n1816_110),
    .I1(w_4colors_mode_5),
    .I2(n1821_97),
    .I3(ff_state[0]) 
);
defparam n1816_s93.INIT=16'h0D00;
  LUT2 n1816_s94 (
    .F(n1816_108),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1816_s94.INIT=4'h4;
  LUT4 n1816_s95 (
    .F(n1816_109),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1816_s95.INIT=16'h00EF;
  LUT3 n1781_s86 (
    .F(n1781_96),
    .I0(ff_next_state[0]),
    .I1(ff_next_state[1]),
    .I2(n1781_97) 
);
defparam n1781_s86.INIT=8'h80;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_xsel_1_s9.INIT=4'h4;
  LUT2 ff_xsel_1_s10 (
    .F(ff_xsel_1_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s10.INIT=4'h1;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT4 n1819_s107 (
    .F(n1819_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1819_s107.INIT=16'h31F3;
  LUT4 n1790_s92 (
    .F(n1790_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1790_s92.INIT=16'hB7CA;
  LUT4 n307_s3 (
    .F(n307_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n307_s3.INIT=16'h9000;
  LUT3 n307_s4 (
    .F(n307_7),
    .I0(n1890_14),
    .I1(n1890_43),
    .I2(n307_8) 
);
defparam n307_s4.INIT=8'h40;
  LUT4 n349_s2 (
    .F(n349_5),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n349_s2.INIT=16'h3DCF;
  LUT4 n633_s5 (
    .F(n633_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n633_s5.INIT=16'h4000;
  LUT2 n668_s2 (
    .F(n668_5),
    .I0(ff_maj),
    .I1(n1200_8) 
);
defparam n668_s2.INIT=4'h4;
  LUT2 n1013_s4 (
    .F(n1013_7),
    .I0(ff_nx[4]),
    .I1(n1017_6) 
);
defparam n1013_s4.INIT=4'h4;
  LUT3 n1013_s5 (
    .F(n1013_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]) 
);
defparam n1013_s5.INIT=8'h01;
  LUT3 n1013_s6 (
    .F(n1013_9),
    .I0(n1014_5),
    .I1(reg_nx[8]),
    .I2(n1013_11) 
);
defparam n1013_s6.INIT=8'h41;
  LUT3 n1013_s7 (
    .F(n1013_10),
    .I0(n633_8),
    .I1(n1013_11),
    .I2(reg_nx[8]) 
);
defparam n1013_s7.INIT=8'hB4;
  LUT2 n1014_s5 (
    .F(n1014_8),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]) 
);
defparam n1014_s5.INIT=4'h1;
  LUT2 n1014_s6 (
    .F(n1014_9),
    .I0(n633_8),
    .I1(n1014_11) 
);
defparam n1014_s6.INIT=4'h4;
  LUT4 n1014_s7 (
    .F(n1014_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1013_7),
    .I3(ff_nx[7]) 
);
defparam n1014_s7.INIT=16'hEF10;
  LUT4 n1017_s3 (
    .F(n1017_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1017_s3.INIT=16'h0001;
  LUT2 n1018_s3 (
    .F(n1018_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1018_s3.INIT=4'h1;
  LUT3 n1018_s4 (
    .F(n1018_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1018_s4.INIT=8'h01;
  LUT2 n1019_s3 (
    .F(n1019_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1019_s3.INIT=4'h1;
  LUT4 n1020_s4 (
    .F(n1020_7),
    .I0(w_4colors_mode_5),
    .I1(n1020_8),
    .I2(n1020_9),
    .I3(w_next[1]) 
);
defparam n1020_s4.INIT=16'hE0C0;
  LUT3 n1021_s4 (
    .F(n1021_7),
    .I0(reg_nx[0]),
    .I1(n1014_5),
    .I2(w_next[0]) 
);
defparam n1021_s4.INIT=8'h10;
  LUT3 n1021_s5 (
    .F(n1021_8),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n633_8) 
);
defparam n1021_s5.INIT=8'h3D;
  LUT2 n1054_s4 (
    .F(n1054_7),
    .I0(w_register_write),
    .I1(n633_8) 
);
defparam n1054_s4.INIT=4'h1;
  LUT2 n1145_s2 (
    .F(n1145_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n1145_s2.INIT=4'h1;
  LUT4 n1278_s3 (
    .F(n1278_6),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1278_s3.INIT=16'h0001;
  LUT2 n1887_s10 (
    .F(n1887_13),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]) 
);
defparam n1887_s10.INIT=4'h4;
  LUT4 n1887_s14 (
    .F(n1887_17),
    .I0(n1890_14),
    .I1(n1890_15),
    .I2(n1890_43),
    .I3(ff_next_state_5_14) 
);
defparam n1887_s14.INIT=16'hEF00;
  LUT4 n1887_s15 (
    .F(n1887_18),
    .I0(n1890_19),
    .I1(n1890_14),
    .I2(n1890_16),
    .I3(ff_xsel_1_14) 
);
defparam n1887_s15.INIT=16'h008F;
  LUT4 n1887_s16 (
    .F(n1887_19),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1887_20) 
);
defparam n1887_s16.INIT=16'hBCD5;
  LUT3 n1888_s11 (
    .F(n1888_14),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n1888_s11.INIT=8'hE0;
  LUT4 n1888_s12 (
    .F(n1888_15),
    .I0(ff_state[4]),
    .I1(n1890_14),
    .I2(n1890_19),
    .I3(n1888_28) 
);
defparam n1888_s12.INIT=16'h4000;
  LUT4 n1888_s13 (
    .F(n1888_16),
    .I0(n1890_19),
    .I1(n1890_14),
    .I2(n1821_97),
    .I3(n1888_24) 
);
defparam n1888_s13.INIT=16'h8F00;
  LUT4 n1888_s14 (
    .F(n1888_17),
    .I0(n1890_19),
    .I1(n1890_14),
    .I2(n1888_21),
    .I3(n1886_20) 
);
defparam n1888_s14.INIT=16'hF800;
  LUT2 n1889_s10 (
    .F(n1889_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1889_s10.INIT=4'h6;
  LUT4 n1889_s12 (
    .F(n1889_15),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1887_26) 
);
defparam n1889_s12.INIT=16'hE000;
  LUT4 n1889_s13 (
    .F(n1889_16),
    .I0(ff_cache_vram_wdata_7_14),
    .I1(n1890_19),
    .I2(n1890_18),
    .I3(ff_cache_flush_start_16) 
);
defparam n1889_s13.INIT=16'h3A00;
  LUT4 n1889_s14 (
    .F(n1889_17),
    .I0(n1890_14),
    .I1(n1890_43),
    .I2(n1889_19),
    .I3(n1889_24) 
);
defparam n1889_s14.INIT=16'h4F00;
  LUT4 n1889_s15 (
    .F(n1889_18),
    .I0(ff_next_state_5_15),
    .I1(ff_cache_flush_start_15),
    .I2(n1889_21),
    .I3(ff_state[3]) 
);
defparam n1889_s15.INIT=16'h0FBB;
  LUT3 n1890_s11 (
    .F(n1890_14),
    .I0(ff_nx[4]),
    .I1(n1890_26),
    .I2(n1017_6) 
);
defparam n1890_s11.INIT=8'h40;
  LUT3 n1890_s12 (
    .F(n1890_15),
    .I0(n1890_27),
    .I1(n1890_28),
    .I2(n1890_29) 
);
defparam n1890_s12.INIT=8'h80;
  LUT2 n1890_s13 (
    .F(n1890_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1890_s13.INIT=4'h1;
  LUT3 n1890_s15 (
    .F(n1890_18),
    .I0(n1890_26),
    .I1(n1018_7),
    .I2(n1890_30) 
);
defparam n1890_s15.INIT=8'h80;
  LUT4 n1890_s16 (
    .F(n1890_19),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n1148_4),
    .I3(n1890_31) 
);
defparam n1890_s16.INIT=16'h1000;
  LUT2 n1890_s17 (
    .F(n1890_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1890_s17.INIT=4'h4;
  LUT4 n1890_s18 (
    .F(n1890_21),
    .I0(n1890_14),
    .I1(n1890_19),
    .I2(n1890_32),
    .I3(ff_state[1]) 
);
defparam n1890_s18.INIT=16'h0F77;
  LUT4 n1890_s19 (
    .F(n1890_22),
    .I0(n1890_18),
    .I1(n1890_19),
    .I2(n1890_38),
    .I3(n1886_20) 
);
defparam n1890_s19.INIT=16'h8F00;
  LUT4 n1890_s20 (
    .F(n1890_23),
    .I0(ff_next_state_5_15),
    .I1(n1821_98),
    .I2(n1890_36),
    .I3(n1886_27) 
);
defparam n1890_s20.INIT=16'h0700;
  LUT4 n1890_s21 (
    .F(n1890_24),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_flush_start_16) 
);
defparam n1890_s21.INIT=16'h2C00;
  LUT4 n1890_s22 (
    .F(n1890_25),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1890_s22.INIT=16'hF100;
  LUT2 n1821_s93 (
    .F(n1821_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1821_s93.INIT=4'h8;
  LUT2 n1821_s94 (
    .F(n1821_98),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1821_s94.INIT=4'h1;
  LUT4 ff_color_latched_s5 (
    .F(ff_color_latched_10),
    .I0(ff_cache_flush_start_16),
    .I1(ff_color_latched_11),
    .I2(n1888_12),
    .I3(ff_command[0]) 
);
defparam ff_color_latched_s5.INIT=16'h770F;
  LUT3 n1884_s9 (
    .F(n1884_15),
    .I0(ff_state[0]),
    .I1(ff_command_execute_7),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam n1884_s9.INIT=8'h80;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(n1821_97),
    .I1(ff_cache_flush_start_17),
    .I2(w_4colors_mode_5),
    .I3(ff_cache_flush_start_18) 
);
defparam ff_cache_flush_start_s10.INIT=16'hFE00;
  LUT3 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_cache_flush_start_s11.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h9EF3;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h8000;
  LUT2 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_5_s10.INIT=4'h1;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_next_state_5_18) 
);
defparam ff_next_state_5_s11.INIT=16'hF400;
  LUT3 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_count_valid_20),
    .I1(ff_state[4]),
    .I2(ff_next_state_5_19) 
);
defparam ff_next_state_5_s13.INIT=8'hB0;
  LUT2 ff_next_state_0_s9 (
    .F(ff_next_state_0_13),
    .I0(ff_dx[8]),
    .I1(ff_state[0]) 
);
defparam ff_next_state_0_s9.INIT=4'h8;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(n1060_11),
    .I1(n959_38),
    .I2(n1278_6) 
);
defparam ff_state_5_s10.INIT=8'h70;
  LUT3 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_cache_flush_start_16) 
);
defparam ff_state_5_s11.INIT=8'h80;
  LUT3 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_command_execute_7),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s12.INIT=8'h35;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n1821_97),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s11.INIT=16'hBF00;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_xsel_1_14),
    .I1(ff_state[3]),
    .I2(ff_next_state_5_15),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s12.INIT=16'hFD03;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s13.INIT=16'h3D00;
  LUT3 n1772_s127 (
    .F(n1772_153),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]) 
);
defparam n1772_s127.INIT=8'h10;
  LUT3 n1823_s12 (
    .F(n1823_17),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1823_s12.INIT=8'hD3;
  LUT4 n1200_s4 (
    .F(n1200_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1200_s4.INIT=16'h0001;
  LUT2 n1200_s5 (
    .F(n1200_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1200_s5.INIT=4'h1;
  LUT4 n1200_s6 (
    .F(n1200_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1200_s6.INIT=16'h0001;
  LUT4 n1780_s91 (
    .F(n1780_97),
    .I0(n1780_107),
    .I1(w_status_color[0]),
    .I2(n1780_102),
    .I3(n1780_103) 
);
defparam n1780_s91.INIT=16'h0305;
  LUT4 n1780_s92 (
    .F(n1780_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1780_s92.INIT=16'h0733;
  LUT4 n1780_s93 (
    .F(n1780_99),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1780_98),
    .I3(ff_state[3]) 
);
defparam n1780_s93.INIT=16'h0C07;
  LUT2 n1780_s94 (
    .F(n1780_100),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1780_s94.INIT=4'h4;
  LUT4 n1778_s88 (
    .F(n1778_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave),
    .I3(ff_read_byte[2]) 
);
defparam n1778_s88.INIT=16'hD300;
  LUT4 n1778_s89 (
    .F(n1778_95),
    .I0(n1778_101),
    .I1(w_status_color[2]),
    .I2(n1778_98),
    .I3(n1780_103) 
);
defparam n1778_s89.INIT=16'h0305;
  LUT4 n1778_s90 (
    .F(n1778_96),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1778_s90.INIT=16'hFB0F;
  LUT4 n1777_s88 (
    .F(n1777_94),
    .I0(ff_source[4]),
    .I1(w_status_color[3]),
    .I2(n1777_100),
    .I3(n1777_101) 
);
defparam n1777_s88.INIT=16'h4000;
  LUT4 n1777_s89 (
    .F(n1777_95),
    .I0(ff_source[4]),
    .I1(n1777_101),
    .I2(n1777_100),
    .I3(n1777_102) 
);
defparam n1777_s89.INIT=16'hBF00;
  LUT4 n1777_s90 (
    .F(n1777_96),
    .I0(w_vram_interleave),
    .I1(ff_dx[0]),
    .I2(n240_4),
    .I3(n1777_103) 
);
defparam n1777_s90.INIT=16'h00F4;
  LUT3 n1777_s91 (
    .F(n1777_97),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_interleave) 
);
defparam n1777_s91.INIT=8'h40;
  LUT4 n1777_s92 (
    .F(n1777_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(ff_read_byte[3]),
    .I3(w_vram_interleave) 
);
defparam n1777_s92.INIT=16'h0D03;
  LUT3 n1777_s93 (
    .F(n1777_99),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[3]),
    .I2(n1775_93) 
);
defparam n1777_s93.INIT=8'h70;
  LUT3 n1776_s88 (
    .F(n1776_94),
    .I0(n1776_97),
    .I1(n1780_103),
    .I2(w_status_color[4]) 
);
defparam n1776_s88.INIT=8'hE0;
  LUT4 n1776_s89 (
    .F(n1776_95),
    .I0(n1776_98),
    .I1(n1776_99),
    .I2(n1780_103),
    .I3(n1776_102) 
);
defparam n1776_s89.INIT=16'h00F1;
  LUT3 n1776_s90 (
    .F(n1776_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1776_s90.INIT=8'hBC;
  LUT4 n1775_s89 (
    .F(n1775_95),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[5]),
    .I3(ff_logical_opration[2]) 
);
defparam n1775_s89.INIT=16'h00F8;
  LUT4 n1775_s90 (
    .F(n1775_96),
    .I0(ff_source[5]),
    .I1(w_status_color[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1775_s90.INIT=16'h8300;
  LUT3 n1775_s91 (
    .F(n1775_97),
    .I0(n1775_101),
    .I1(w_status_color[5]),
    .I2(n1780_103) 
);
defparam n1775_s91.INIT=8'h35;
  LUT3 n1775_s92 (
    .F(n1775_98),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1775_s92.INIT=8'h35;
  LUT3 n1774_s88 (
    .F(n1774_94),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1774_s88.INIT=8'h07;
  LUT4 n1774_s89 (
    .F(n1774_95),
    .I0(n1780_103),
    .I1(n1774_102),
    .I2(n1774_99),
    .I3(ff_source[6]) 
);
defparam n1774_s89.INIT=16'h0FBB;
  LUT4 n1774_s90 (
    .F(n1774_96),
    .I0(n1780_103),
    .I1(n1774_100),
    .I2(w_status_color[6]),
    .I3(n240_4) 
);
defparam n1774_s90.INIT=16'h1F00;
  LUT3 n1774_s91 (
    .F(n1774_97),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1774_s91.INIT=8'hCA;
  LUT4 n1773_s89 (
    .F(n1773_95),
    .I0(n1780_103),
    .I1(n1774_102),
    .I2(n1773_101),
    .I3(ff_source[7]) 
);
defparam n1773_s89.INIT=16'h0FBB;
  LUT4 n1773_s90 (
    .F(n1773_96),
    .I0(n1780_103),
    .I1(n1773_102),
    .I2(w_status_color[7]),
    .I3(n240_4) 
);
defparam n1773_s90.INIT=16'h1F00;
  LUT3 n1773_s91 (
    .F(n1773_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1773_s91.INIT=8'hCA;
  LUT4 n1773_s92 (
    .F(n1773_98),
    .I0(n1779_97),
    .I1(n1779_98),
    .I2(n1779_99),
    .I3(w_vram_interleave) 
);
defparam n1773_s92.INIT=16'hFE00;
  LUT4 n1773_s93 (
    .F(n1773_99),
    .I0(n1777_103),
    .I1(n1777_94),
    .I2(n1777_95),
    .I3(w_vram_interleave) 
);
defparam n1773_s93.INIT=16'h00FE;
  LUT3 n1773_s94 (
    .F(n1773_100),
    .I0(n1774_94),
    .I1(ff_read_byte[7]),
    .I2(n1777_99) 
);
defparam n1773_s94.INIT=8'hB0;
  LUT4 n1886_s14 (
    .F(n1886_19),
    .I0(n1890_43),
    .I1(ff_state[1]),
    .I2(n1890_14),
    .I3(n1890_19) 
);
defparam n1886_s14.INIT=16'hF400;
  LUT2 n1886_s15 (
    .F(n1886_20),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1886_s15.INIT=4'h8;
  LUT3 n1886_s16 (
    .F(n1886_21),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(n1887_26) 
);
defparam n1886_s16.INIT=8'hE0;
  LUT3 n1885_s12 (
    .F(n1885_17),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n1887_26) 
);
defparam n1885_s12.INIT=8'hE0;
  LUT4 n1885_s13 (
    .F(n1885_18),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1885_s13.INIT=16'h4000;
  LUT4 n1885_s14 (
    .F(n1885_19),
    .I0(n1890_19),
    .I1(n1890_14),
    .I2(n1885_24),
    .I3(n1885_21) 
);
defparam n1885_s14.INIT=16'h007F;
  LUT4 n1884_s10 (
    .F(n1884_16),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1884_s10.INIT=16'h9009;
  LUT4 n1884_s11 (
    .F(n1884_17),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1884_s11.INIT=16'h9009;
  LUT4 n1884_s12 (
    .F(n1884_18),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1884_s12.INIT=16'h9009;
  LUT4 n1884_s13 (
    .F(n1884_19),
    .I0(ff_sx[9]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[4]),
    .I3(n1884_21) 
);
defparam n1884_s13.INIT=16'h4100;
  LUT4 n1883_s11 (
    .F(n1883_16),
    .I0(n1888_28),
    .I1(n1883_17),
    .I2(ff_state[4]),
    .I3(n1887_9) 
);
defparam n1883_s11.INIT=16'hBF00;
  LUT2 n1816_s96 (
    .F(n1816_110),
    .I0(ff_dx[8]),
    .I1(ff_next_state[4]) 
);
defparam n1816_s96.INIT=4'h8;
  LUT4 n1781_s87 (
    .F(n1781_97),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1781_s87.INIT=16'h8000;
  LUT3 n307_s5 (
    .F(n307_8),
    .I0(w_4colors_mode_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n307_s5.INIT=8'h0B;
  LUT4 n1013_s8 (
    .F(n1013_11),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(n1014_8),
    .I3(n1014_11) 
);
defparam n1013_s8.INIT=16'h1000;
  LUT4 n1014_s8 (
    .F(n1014_11),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1014_s8.INIT=16'h0001;
  LUT3 n1020_s5 (
    .F(n1020_8),
    .I0(n633_8),
    .I1(reg_nx[0]),
    .I2(reg_nx[1]) 
);
defparam n1020_s5.INIT=8'h3E;
  LUT3 n1020_s6 (
    .F(n1020_9),
    .I0(n633_8),
    .I1(reg_nx[1]),
    .I2(n1014_5) 
);
defparam n1020_s6.INIT=8'h07;
  LUT4 n1887_s17 (
    .F(n1887_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1887_s17.INIT=16'h2385;
  LUT3 n1888_s18 (
    .F(n1888_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1888_s18.INIT=8'h7C;
  LUT4 n1888_s19 (
    .F(n1888_22),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1888_s19.INIT=16'h7FFE;
  LUT4 n1889_s16 (
    .F(n1889_19),
    .I0(ff_ny[6]),
    .I1(n1148_4),
    .I2(n1145_5),
    .I3(n1889_22) 
);
defparam n1889_s16.INIT=16'h4000;
  LUT3 n1889_s18 (
    .F(n1889_21),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[4]) 
);
defparam n1889_s18.INIT=8'h0D;
  LUT4 n1890_s23 (
    .F(n1890_26),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n1890_s23.INIT=16'h0001;
  LUT4 n1890_s24 (
    .F(n1890_27),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_dy[5]),
    .I3(ff_dy[6]) 
);
defparam n1890_s24.INIT=16'h0001;
  LUT4 n1890_s25 (
    .F(n1890_28),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_dy[9]),
    .I3(ff_diy) 
);
defparam n1890_s25.INIT=16'h0100;
  LUT4 n1890_s26 (
    .F(n1890_29),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(w_next_dy[9]) 
);
defparam n1890_s26.INIT=16'h0100;
  LUT3 n1890_s27 (
    .F(n1890_30),
    .I0(ff_nx[3]),
    .I1(ff_nx[4]),
    .I2(ff_state[0]) 
);
defparam n1890_s27.INIT=8'h10;
  LUT4 n1890_s28 (
    .F(n1890_31),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1890_s28.INIT=16'h0001;
  LUT2 n1890_s29 (
    .F(n1890_32),
    .I0(ff_eq),
    .I1(n1612_3) 
);
defparam n1890_s29.INIT=4'h6;
  LUT4 ff_color_latched_s6 (
    .F(ff_color_latched_11),
    .I0(ff_state[5]),
    .I1(ff_command[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_color_latched_s6.INIT=16'h1400;
  LUT4 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(w_status_border_position[8]),
    .I1(ff_state[1]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s12.INIT=16'h0F77;
  LUT4 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s13.INIT=16'h00EF;
  LUT3 ff_next_state_5_s14 (
    .F(ff_next_state_5_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_next_state_5_s14.INIT=8'h10;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_19),
    .I0(ff_cache_vram_valid),
    .I1(n1278_6),
    .I2(ff_reset_n2_1),
    .I3(n1887_9) 
);
defparam ff_next_state_5_s15.INIT=16'h1000;
  LUT2 n1780_s96 (
    .F(n1780_102),
    .I0(ff_logical_opration[2]),
    .I1(n1780_105) 
);
defparam n1780_s96.INIT=4'h1;
  LUT3 n1780_s97 (
    .F(n1780_103),
    .I0(ff_source[4]),
    .I1(n1777_100),
    .I2(n1777_101) 
);
defparam n1780_s97.INIT=8'h40;
  LUT4 n1779_s91 (
    .F(n1779_97),
    .I0(ff_source[4]),
    .I1(w_status_color[1]),
    .I2(n1777_100),
    .I3(n1777_101) 
);
defparam n1779_s91.INIT=16'h4000;
  LUT2 n1779_s92 (
    .F(n1779_98),
    .I0(ff_logical_opration[2]),
    .I1(n1779_100) 
);
defparam n1779_s92.INIT=4'h1;
  LUT4 n1779_s93 (
    .F(n1779_99),
    .I0(ff_source[4]),
    .I1(n1777_101),
    .I2(n1777_100),
    .I3(n1779_101) 
);
defparam n1779_s93.INIT=16'hBF00;
  LUT2 n1778_s92 (
    .F(n1778_98),
    .I0(ff_logical_opration[2]),
    .I1(n1778_99) 
);
defparam n1778_s92.INIT=4'h1;
  LUT4 n1777_s94 (
    .F(n1777_100),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1777_s94.INIT=16'h0100;
  LUT4 n1777_s95 (
    .F(n1777_101),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1777_s95.INIT=16'h0001;
  LUT4 n1777_s96 (
    .F(n1777_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1777_s96.INIT=16'hE100;
  LUT4 n1777_s97 (
    .F(n1777_103),
    .I0(n1777_104),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[2]),
    .I3(n1777_105) 
);
defparam n1777_s97.INIT=16'h000E;
  LUT4 n1776_s91 (
    .F(n1776_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1776_s91.INIT=16'h070C;
  LUT4 n1776_s92 (
    .F(n1776_98),
    .I0(ff_source[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1776_s92.INIT=16'h0100;
  LUT3 n1776_s93 (
    .F(n1776_99),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[4]) 
);
defparam n1776_s93.INIT=8'h40;
  LUT4 n1774_s93 (
    .F(n1774_99),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1774_s93.INIT=16'hFC53;
  LUT4 n1774_s94 (
    .F(n1774_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s94.INIT=16'h070C;
  LUT4 n1773_s95 (
    .F(n1773_101),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1773_s95.INIT=16'hFC53;
  LUT4 n1773_s96 (
    .F(n1773_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s96.INIT=16'h070C;
  LUT2 n1885_s16 (
    .F(n1885_21),
    .I0(ff_state[4]),
    .I1(n1885_22) 
);
defparam n1885_s16.INIT=4'h4;
  LUT4 n1884_s15 (
    .F(n1884_21),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1884_s15.INIT=16'h9009;
  LUT4 n1883_s12 (
    .F(n1883_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1883_s12.INIT=16'hD63F;
  LUT4 n1889_s19 (
    .F(n1889_22),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]),
    .I3(ff_state[0]) 
);
defparam n1889_s19.INIT=16'h0001;
  LUT4 n1780_s99 (
    .F(n1780_105),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1780_s99.INIT=16'h823F;
  LUT4 n1779_s94 (
    .F(n1779_100),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[1]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1779_s94.INIT=16'h823F;
  LUT4 n1779_s95 (
    .F(n1779_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1779_s95.INIT=16'hE100;
  LUT4 n1778_s93 (
    .F(n1778_99),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1778_s93.INIT=16'h823F;
  LUT2 n1777_s98 (
    .F(n1777_104),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]) 
);
defparam n1777_s98.INIT=4'h8;
  LUT4 n1777_s99 (
    .F(n1777_105),
    .I0(ff_source[3]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1777_s99.INIT=16'h8300;
  LUT4 n1885_s17 (
    .F(n1885_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1885_s17.INIT=16'h3DFE;
  LUT3 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_start),
    .I1(ff_command_execute_7),
    .I2(ff_border_detect_7) 
);
defparam ff_border_detect_s5.INIT=8'hFE;
  LUT3 ff_color_latched_s7 (
    .F(ff_color_latched_13),
    .I0(ff_color_latched_10),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam ff_color_latched_s7.INIT=8'h40;
  LUT4 n1890_s32 (
    .F(n1890_36),
    .I0(n1816_108),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1890_s32.INIT=16'h1000;
  LUT4 n1019_s4 (
    .F(n1019_8),
    .I0(n633_8),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[2]) 
);
defparam n1019_s4.INIT=16'h01FE;
  LUT4 n1149_s2 (
    .F(n1149_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1149_s2.INIT=16'h01FE;
  LUT4 n1779_s96 (
    .F(n1779_103),
    .I0(n1779_97),
    .I1(ff_logical_opration[2]),
    .I2(n1779_100),
    .I3(n1779_99) 
);
defparam n1779_s96.INIT=16'h0054;
  LUT4 n1889_s20 (
    .F(n1889_24),
    .I0(ff_eq),
    .I1(n1612_3),
    .I2(ff_state[0]),
    .I3(n1885_18) 
);
defparam n1889_s20.INIT=16'h6F00;
  LUT4 n1884_s16 (
    .F(n1884_23),
    .I0(n1885_18),
    .I1(ff_eq),
    .I2(n1612_3),
    .I3(ff_state[0]) 
);
defparam n1884_s16.INIT=16'h8200;
  LUT4 w_next_0_s2 (
    .F(w_next[0]),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[3]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s2.INIT=16'h8FFF;
  LUT4 n1818_s101 (
    .F(n1818_118),
    .I0(ff_state[3]),
    .I1(ff_next_state[2]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1818_s101.INIT=16'h1000;
  LUT3 n1890_s33 (
    .F(n1890_38),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1890_s33.INIT=8'hE0;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1816_108),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s16.INIT=16'h0E00;
  LUT4 n1146_s2 (
    .F(n1146_6),
    .I0(n1148_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1146_s2.INIT=16'hFD02;
  LUT4 n1145_s3 (
    .F(n1145_7),
    .I0(ff_ny[6]),
    .I1(n1148_4),
    .I2(ff_ny[4]),
    .I3(ff_ny[5]) 
);
defparam n1145_s3.INIT=16'h0004;
  LUT3 n1445_s5 (
    .F(n1445_11),
    .I0(ff_start),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave) 
);
defparam n1445_s5.INIT=8'h45;
  LUT4 n1278_s4 (
    .F(n1278_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1278_s4.INIT=16'h1000;
  LUT4 n2559_s1 (
    .F(n2559_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2559_s1.INIT=16'h1000;
  LUT4 n1015_s4 (
    .F(n1015_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1017_6),
    .I3(ff_nx[6]) 
);
defparam n1015_s4.INIT=16'hEF10;
  LUT4 n1017_s4 (
    .F(n1017_8),
    .I0(n1014_5),
    .I1(reg_nx[4]),
    .I2(n633_8),
    .I3(n1014_11) 
);
defparam n1017_s4.INIT=16'h1411;
  LUT4 n1446_s4 (
    .F(n1446_10),
    .I0(w_cache_vram_rdata[1]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]),
    .I3(w_vram_interleave) 
);
defparam n1446_s4.INIT=16'hAAAC;
  LUT4 n1447_s5 (
    .F(n1447_11),
    .I0(w_cache_vram_rdata[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]),
    .I3(w_vram_interleave) 
);
defparam n1447_s5.INIT=16'hAAAC;
  LUT4 ff_next_state_5_s17 (
    .F(ff_next_state_5_23),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_next_state_5_s17.INIT=16'h0004;
  LUT4 n2798_s1 (
    .F(n2798_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2798_s1.INIT=16'h4000;
  LUT4 n2558_s1 (
    .F(n2558_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2558_s1.INIT=16'h4000;
  LUT4 n1391_s1 (
    .F(n1391_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1391_s1.INIT=16'h4000;
  LUT4 n1888_s20 (
    .F(n1888_24),
    .I0(n1821_97),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1888_s20.INIT=16'h0700;
  LUT4 n1054_s5 (
    .F(n1054_9),
    .I0(n1890_19),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n1054_s5.INIT=16'h1000;
  LUT4 n349_s4 (
    .F(n349_8),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n349_s4.INIT=16'h1000;
  LUT4 ff_nx_8_s4 (
    .F(ff_nx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_nx_8_s4.INIT=16'hBAAA;
  LUT3 n1887_s18 (
    .F(n1887_22),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1887_s18.INIT=8'h01;
  LUT3 n1774_s95 (
    .F(n1774_102),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1774_s95.INIT=8'h02;
  LUT4 n1775_s94 (
    .F(n1775_101),
    .I0(ff_source[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1775_s94.INIT=16'hA900;
  LUT4 n1776_s95 (
    .F(n1776_102),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[4]) 
);
defparam n1776_s95.INIT=16'hA900;
  LUT4 n1778_s94 (
    .F(n1778_101),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1778_s94.INIT=16'hA900;
  LUT4 n1780_s100 (
    .F(n1780_107),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1780_s100.INIT=16'hA900;
  LUT4 n1887_s19 (
    .F(n1887_24),
    .I0(n1886_20),
    .I1(n1821_98),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1887_s19.INIT=16'h0E00;
  LUT4 n1888_s21 (
    .F(n1888_26),
    .I0(n1888_14),
    .I1(n1887_26),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1888_s21.INIT=16'h0700;
  LUT4 n1885_s18 (
    .F(n1885_24),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1885_s18.INIT=16'h9000;
  LUT4 n1887_s20 (
    .F(n1887_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1887_s20.INIT=16'h6000;
  LUT3 n1817_s104 (
    .F(n1817_121),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1817_s104.INIT=8'h41;
  LUT4 n2691_s1 (
    .F(n2691_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2691_s1.INIT=16'h0100;
  LUT4 n2444_s1 (
    .F(n2444_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2444_s1.INIT=16'h0100;
  LUT4 n2690_s2 (
    .F(n2690_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2690_4) 
);
defparam n2690_s2.INIT=16'h1000;
  LUT4 n2443_s2 (
    .F(n2443_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2443_4) 
);
defparam n2443_s2.INIT=16'h1000;
  LUT4 n1886_s18 (
    .F(n1886_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1886_s18.INIT=16'h6066;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_20),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_count_valid_s14.INIT=16'h0400;
  LUT3 n1888_s22 (
    .F(n1888_28),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1888_s22.INIT=8'h10;
  LUT4 n1882_s3 (
    .F(n1882_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1882_s3.INIT=16'hACAA;
  LUT4 n1881_s3 (
    .F(n1881_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1881_s3.INIT=16'hACAA;
  LUT4 n1880_s3 (
    .F(n1880_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1880_s3.INIT=16'hACAA;
  LUT4 n1879_s3 (
    .F(n1879_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1879_s3.INIT=16'hACAA;
  LUT4 n1878_s3 (
    .F(n1878_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1878_s3.INIT=16'hACAA;
  LUT4 n1877_s3 (
    .F(n1877_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1877_s3.INIT=16'hACAA;
  LUT4 n1876_s3 (
    .F(n1876_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1876_s3.INIT=16'hACAA;
  LUT4 n1875_s5 (
    .F(n1875_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1875_s5.INIT=16'hACAA;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT3 n1884_s17 (
    .F(n1884_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_next_state_5_15) 
);
defparam n1884_s17.INIT=8'h10;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_20),
    .I0(n1884_23),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_cache_flush_start_15) 
);
defparam ff_cache_flush_start_s14.INIT=16'h00AB;
  LUT4 n1821_s95 (
    .F(n1821_100),
    .I0(ff_state[0]),
    .I1(n1821_97),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1821_s95.INIT=16'h0009;
  LUT4 n1889_s22 (
    .F(n1889_28),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1889_s22.INIT=16'h0100;
  LUT4 n1888_s23 (
    .F(n1888_30),
    .I0(n1888_22),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1888_s23.INIT=16'h000D;
  LUT4 n1886_s19 (
    .F(n1886_27),
    .I0(n1278_6),
    .I1(ff_state[0]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1886_s19.INIT=16'h000D;
  LUT3 w_address_s_6_s7 (
    .F(w_address_s_6_12),
    .I0(reg_screen_mode[1]),
    .I1(n804_29),
    .I2(n804_33) 
);
defparam w_address_s_6_s7.INIT=8'hE0;
  LUT4 n1886_s20 (
    .F(n1886_29),
    .I0(ff_nx[4]),
    .I1(n1890_26),
    .I2(n1017_6),
    .I3(n1890_19) 
);
defparam n1886_s20.INIT=16'h4000;
  LUT4 n1806_s88 (
    .F(n1806_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1806_s88.INIT=16'hAAAC;
  LUT4 n1805_s88 (
    .F(n1805_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1805_s88.INIT=16'hAAAC;
  LUT4 n1804_s88 (
    .F(n1804_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1804_s88.INIT=16'hAAAC;
  LUT4 n1803_s88 (
    .F(n1803_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1803_s88.INIT=16'hAAAC;
  LUT4 n1802_s88 (
    .F(n1802_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1802_s88.INIT=16'hAAAC;
  LUT4 n1801_s88 (
    .F(n1801_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1801_s88.INIT=16'hAAAC;
  LUT4 n1800_s88 (
    .F(n1800_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1800_s88.INIT=16'hAAAC;
  LUT4 n1799_s91 (
    .F(n1799_96),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1799_s91.INIT=16'h5333;
  LUT4 n1799_s92 (
    .F(n1799_98),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1799_s92.INIT=16'hACCC;
  LUT4 n1020_s7 (
    .F(n1020_11),
    .I0(n1014_5),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(n1020_7) 
);
defparam n1020_s7.INIT=16'h007F;
  LUT4 w_address_d_0_s7 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_0_s7.INIT=16'hCAAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_1_s6.INIT=16'hCAAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_2_s6.INIT=16'hCAAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_3_s6.INIT=16'hCAAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_4_s6.INIT=16'hCAAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_5_s6.INIT=16'hCAAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_6_s6.INIT=16'hCAAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_0_s6.INIT=16'hCAAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_1_s6.INIT=16'hCAAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_2_s6.INIT=16'hCAAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_3_s6.INIT=16'hCAAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_4_s6.INIT=16'hCAAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_5_s6.INIT=16'hCAAA;
  LUT4 w_address_s_6_s9 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_6_s9.INIT=16'hCAAA;
  LUT4 w_address_d_0_s5 (
    .F(w_address_d_0_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_6) 
);
defparam w_address_d_0_s5.INIT=16'hE7FF;
  LUT4 n1443_s4 (
    .F(n1443_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1443_s4.INIT=16'h0800;
  LUT4 n1442_s4 (
    .F(n1442_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1442_s4.INIT=16'h0800;
  LUT4 n1441_s4 (
    .F(n1441_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1441_s4.INIT=16'h0800;
  LUT4 n1440_s4 (
    .F(n1440_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1440_s4.INIT=16'h0800;
  LUT4 n1021_s6 (
    .F(n1021_10),
    .I0(n1021_8),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n1014_5) 
);
defparam n1021_s6.INIT=16'h3FAA;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(n1013_10),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n1014_5) 
);
defparam n1013_s9.INIT=16'h3FAA;
  LUT4 n1448_s4 (
    .F(n1448_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1448_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1449_s4 (
    .F(n1449_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1449_s4.INIT=16'h0C0A;
  LUT4 n1450_s4 (
    .F(n1450_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1450_s4.INIT=16'h0C0A;
  LUT4 n1451_s4 (
    .F(n1451_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1451_s4.INIT=16'h0C0A;
  LUT4 n1452_s4 (
    .F(n1452_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1452_s4.INIT=16'h0C0A;
  LUT4 n1453_s4 (
    .F(n1453_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1453_s4.INIT=16'h0C0A;
  LUT4 n1454_s4 (
    .F(n1454_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1454_s4.INIT=16'h0C0A;
  LUT4 n1455_s4 (
    .F(n1455_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1455_s4.INIT=16'h0C0A;
  LUT4 n1351_s5 (
    .F(n1351_11),
    .I0(n1278_8),
    .I1(ff_color_latched_10),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1351_s5.INIT=16'hEFFF;
  LUT4 n1890_s35 (
    .F(n1890_43),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n1890_s35.INIT=16'hB00B;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2690_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1391_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1790_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1791_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1792_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1793_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1794_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1795_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1796_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1797_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1798_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1799_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1800_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1801_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1802_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1803_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1804_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1805_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1806_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1781_95),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1823_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1772_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1773_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1774_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1775_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1776_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1777_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1778_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1779_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1780_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1875_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1876_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1877_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1878_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1879_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1880_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1881_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1882_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1815_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1816_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1817_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1818_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1819_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1820_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1821_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1822_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2443_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1013_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1014_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1015_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1016_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1017_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1018_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1019_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1020_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1021_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1143_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1144_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1145_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1150_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1151_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1152_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1199_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1200_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1201_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1202_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1203_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1204_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1205_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1206_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1207_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1208_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1296_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1297_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1298_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1299_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1300_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1301_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1302_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_color_latched_s1 (
    .Q(ff_color_latched),
    .D(n1351_11),
    .CLK(clk85m),
    .CE(ff_color_latched_8),
    .CLEAR(n36_6) 
);
defparam ff_color_latched_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(n1420_9),
    .CLK(clk85m),
    .CE(ff_border_detect_9),
    .CLEAR(n36_6) 
);
defparam ff_border_detect_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1440_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1441_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1442_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1443_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1885_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1886_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1887_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1888_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1889_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1890_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1883_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1884_10),
    .CLK(clk85m),
    .CE(n1884_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1448_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1449_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1450_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1451_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1452_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1453_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1454_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1455_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1178_s (
    .SUM(n1178_1),
    .COUT(n1178_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1178_s.ALU_MODE=0;
  ALU n1177_s (
    .SUM(n1177_1),
    .COUT(n1177_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1178_2) 
);
defparam n1177_s.ALU_MODE=0;
  ALU n1176_s (
    .SUM(n1176_1),
    .COUT(n1176_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1177_2) 
);
defparam n1176_s.ALU_MODE=0;
  ALU n1175_s (
    .SUM(n1175_1),
    .COUT(n1175_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1176_2) 
);
defparam n1175_s.ALU_MODE=0;
  ALU n1174_s (
    .SUM(n1174_1),
    .COUT(n1174_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1175_2) 
);
defparam n1174_s.ALU_MODE=0;
  ALU n1173_s (
    .SUM(n1173_1),
    .COUT(n1173_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1174_2) 
);
defparam n1173_s.ALU_MODE=0;
  ALU n1172_s (
    .SUM(n1172_1),
    .COUT(n1172_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1173_2) 
);
defparam n1172_s.ALU_MODE=0;
  ALU n1171_s (
    .SUM(n1171_1),
    .COUT(n1171_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1172_2) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_1),
    .COUT(n1170_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1171_2) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_1),
    .COUT(n1169_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1170_2) 
);
defparam n1169_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1259_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n985_s (
    .SUM(n985_2),
    .COUT(n985_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n985_s.ALU_MODE=1;
  ALU n984_s (
    .SUM(n984_2),
    .COUT(n984_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n985_3) 
);
defparam n984_s.ALU_MODE=1;
  ALU n983_s (
    .SUM(n983_2),
    .COUT(n983_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n984_3) 
);
defparam n983_s.ALU_MODE=1;
  ALU n982_s (
    .SUM(n982_2),
    .COUT(n982_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n983_3) 
);
defparam n982_s.ALU_MODE=1;
  ALU n981_s (
    .SUM(n981_2),
    .COUT(n981_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n982_3) 
);
defparam n981_s.ALU_MODE=1;
  ALU n980_s (
    .SUM(n980_2),
    .COUT(n980_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n981_3) 
);
defparam n980_s.ALU_MODE=1;
  ALU n979_s (
    .SUM(n979_2),
    .COUT(n979_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n980_3) 
);
defparam n979_s.ALU_MODE=1;
  ALU n978_s (
    .SUM(n978_2),
    .COUT(n978_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n979_3) 
);
defparam n978_s.ALU_MODE=1;
  ALU n977_s (
    .SUM(n977_2),
    .COUT(n977_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n978_3) 
);
defparam n977_s.ALU_MODE=1;
  ALU n1605_s0 (
    .SUM(n1605_1_SUM),
    .COUT(n1605_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1605_s0.ALU_MODE=3;
  ALU n1606_s0 (
    .SUM(n1606_1_SUM),
    .COUT(n1606_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1605_3) 
);
defparam n1606_s0.ALU_MODE=3;
  ALU n1607_s0 (
    .SUM(n1607_1_SUM),
    .COUT(n1607_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1606_3) 
);
defparam n1607_s0.ALU_MODE=3;
  ALU n1608_s0 (
    .SUM(n1608_1_SUM),
    .COUT(n1608_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1607_3) 
);
defparam n1608_s0.ALU_MODE=3;
  ALU n1609_s0 (
    .SUM(n1609_1_SUM),
    .COUT(n1609_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1608_3) 
);
defparam n1609_s0.ALU_MODE=3;
  ALU n1610_s0 (
    .SUM(n1610_1_SUM),
    .COUT(n1610_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1609_3) 
);
defparam n1610_s0.ALU_MODE=3;
  ALU n1611_s0 (
    .SUM(n1611_1_SUM),
    .COUT(n1611_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1610_3) 
);
defparam n1611_s0.ALU_MODE=3;
  ALU n1612_s0 (
    .SUM(n1612_1_SUM),
    .COUT(n1612_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1611_3) 
);
defparam n1612_s0.ALU_MODE=3;
  MUX2_LUT5 n1430_s5 (
    .O(n1430_9),
    .I0(n1430_6),
    .I1(n1430_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1431_s5 (
    .O(n1431_9),
    .I0(n1431_6),
    .I1(n1431_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1790_s90 (
    .O(n1790_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1791_s87 (
    .O(n1791_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1792_s87 (
    .O(n1792_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1793_s87 (
    .O(n1793_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1794_s87 (
    .O(n1794_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1795_s87 (
    .O(n1795_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1796_s87 (
    .O(n1796_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1797_s87 (
    .O(n1797_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1798_s87 (
    .O(n1798_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .n354_8(n354_8),
    .w_pulse1(w_pulse1),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  ff_reset_n2_1,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  w_pulse1,
  w_ic_vram_valid,
  w_command_vram_valid,
  ff_vram_valid_7,
  reg_sprite_disable,
  ff_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  reg_screen_mode,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  ff_current_plane_num,
  reg_sprite_attribute_table_base,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n354_8,
  ff_vram_wdata_mask_3_6,
  n354_12,
  n127_6,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input ff_reset_n2_1;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input w_pulse1;
input w_ic_vram_valid;
input w_command_vram_valid;
input ff_vram_valid_7;
input reg_sprite_disable;
input ff_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [4:0] reg_screen_mode;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [4:0] ff_current_plane_num;
input [16:7] reg_sprite_attribute_table_base;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n354_8;
output ff_vram_wdata_mask_3_6;
output n354_12;
output n127_6;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n127_4;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n370_8;
wire n354_9;
wire n354_10;
wire n354_11;
wire n354_13;
wire n354_14;
wire n355_7;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n369_9;
wire n370_9;
wire n354_15;
wire n355_8;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire ff_vram_rdata_sel_2_9;
wire ff_vram_write_11;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n127_6) 
);
defparam n185_s0.INIT=8'h5C;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n127_6) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n127_6),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n127_6),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h5C;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n354_8) 
);
defparam n355_s2.INIT=8'hCA;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n191_4),
    .I2(n354_8) 
);
defparam n356_s2.INIT=8'hCA;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n192_4),
    .I2(n354_8) 
);
defparam n357_s2.INIT=8'hCA;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n193_4),
    .I2(n354_8) 
);
defparam n358_s2.INIT=8'hCA;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n194_4),
    .I2(n354_8) 
);
defparam n359_s2.INIT=8'hCA;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n195_4),
    .I2(n354_8) 
);
defparam n360_s2.INIT=8'hCA;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n196_4),
    .I2(n354_8) 
);
defparam n361_s2.INIT=8'hCA;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n197_4),
    .I2(n354_8) 
);
defparam n362_s2.INIT=8'hCA;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n198_4),
    .I2(n354_8) 
);
defparam n363_s2.INIT=8'hCA;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n199_4),
    .I2(n354_8) 
);
defparam n364_s2.INIT=8'hCA;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n200_4),
    .I2(n354_8) 
);
defparam n365_s2.INIT=8'hCA;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n201_4),
    .I2(n354_8) 
);
defparam n366_s2.INIT=8'hCA;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n354_8) 
);
defparam n367_s2.INIT=8'hCA;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n354_8) 
);
defparam n368_s2.INIT=8'hC5;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n354_8) 
);
defparam n369_s2.INIT=8'h35;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n370_8) 
);
defparam n370_s2.INIT=8'hCA;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_reset_n2_1),
    .I1(n354_8),
    .I2(ff_vram_wdata_mask_3_6),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_6),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_6),
    .I3(n354_8) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n370_8),
    .I1(n127_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_6),
    .I1(ff_sdr_ready),
    .I2(n354_8) 
);
defparam n34_s5.INIT=8'h40;
  LUT2 n127_s1 (
    .F(n127_4),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]) 
);
defparam n127_s1.INIT=4'h8;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hAC00;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(n127_6) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_6) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n127_6),
    .I1(w_cpu_vram_address[0]),
    .I2(n354_9),
    .I3(w_vram_interleave) 
);
defparam n354_s3.INIT=16'h770F;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_10),
    .I1(n354_11),
    .I2(w_vram_interleave) 
);
defparam n354_s4.INIT=8'hCA;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(reg_screen_mode[0]),
    .I1(n354_12),
    .I2(n354_13),
    .I3(n354_14) 
);
defparam n354_s5.INIT=16'h8F00;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_7),
    .I1(n354_10),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_7),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'h3A;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_vram_interleave),
    .I3(n369_9) 
);
defparam n369_s3.INIT=16'h30AF;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n127_6),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n186_5) 
);
defparam n369_s4.INIT=16'h00BF;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hAC;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(n186_4),
    .I1(n370_9),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=8'hCA;
  LUT4 n370_s5 (
    .F(n370_8),
    .I0(reg_screen_mode[0]),
    .I1(n354_12),
    .I2(n354_13),
    .I3(w_ic_vram_valid) 
);
defparam n370_s5.INIT=16'h008F;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(n127_4),
    .I1(w_command_vram_valid),
    .I2(n602_3),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'hE000;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n127_6) 
);
defparam n354_s6.INIT=8'hAC;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(n354_15),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n370_8) 
);
defparam n354_s7.INIT=8'hC5;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n370_8) 
);
defparam n354_s8.INIT=8'hAC;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n354_s9.INIT=16'h0007;
  LUT2 n354_s10 (
    .F(n354_13),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s10.INIT=4'h4;
  LUT2 n354_s11 (
    .F(n354_14),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n354_s11.INIT=4'h1;
  LUT3 n355_s4 (
    .F(n355_7),
    .I0(n355_8),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n370_8) 
);
defparam n355_s4.INIT=8'hC5;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n370_8) 
);
defparam n356_s4.INIT=8'hC5;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n370_8) 
);
defparam n357_s4.INIT=8'hC5;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n370_8) 
);
defparam n358_s4.INIT=8'hC5;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n370_8) 
);
defparam n359_s4.INIT=8'hC5;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n370_8) 
);
defparam n360_s4.INIT=8'hC5;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n370_8) 
);
defparam n361_s4.INIT=8'hC5;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n370_8) 
);
defparam n362_s4.INIT=8'hC5;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n370_8) 
);
defparam n363_s4.INIT=8'hC5;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n370_8) 
);
defparam n364_s4.INIT=8'hC5;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n370_8) 
);
defparam n365_s4.INIT=8'hC5;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n370_8) 
);
defparam n366_s4.INIT=8'hC5;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n370_8) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n369_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n370_8) 
);
defparam n368_s4.INIT=8'h3A;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n369_s5.INIT=8'h07;
  LUT4 n369_s6 (
    .F(n369_9),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n370_8) 
);
defparam n369_s6.INIT=16'hFA0C;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n370_s6.INIT=8'hCA;
  LUT3 n354_s12 (
    .F(n354_15),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s12.INIT=8'h07;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(n354_8) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=8'hDF;
  LUT3 n127_s2 (
    .F(n127_6),
    .I0(n602_3),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n127_s2.INIT=8'h80;
  LUT4 ff_vram_write_s6 (
    .F(ff_vram_write_11),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s6.INIT=16'h0B00;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_6) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_6) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_palette_valid,
  n317_8,
  n438_5,
  w_vram_interleave,
  n772_35,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode_5,
  n240_4,
  n240_5,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_palette_valid;
input n317_8;
input n438_5;
input w_vram_interleave;
input n772_35;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode_5;
output n240_4;
output n240_5;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire w_4colors_mode;
wire n127_3;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n366_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_7;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n195_9;
wire n199_7;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_7;
wire n22_8;
wire n288_6;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT2 n199_s1 (
    .F(n199_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[7]) 
);
defparam n199_s1.INIT=4'h4;
  LUT2 n200_s1 (
    .F(n200_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[6]) 
);
defparam n200_s1.INIT=4'h4;
  LUT2 n201_s1 (
    .F(n201_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[5]) 
);
defparam n201_s1.INIT=4'h4;
  LUT2 n202_s1 (
    .F(n202_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[4]) 
);
defparam n202_s1.INIT=4'h4;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s0.INIT=16'h1000;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n240_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(ff_display_color_7_9),
    .I3(n240_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n240_4),
    .I2(n288_6),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n317_8),
    .I2(n199_5),
    .I3(w_screen_mode_display_color[0]) 
);
defparam n197_s1.INIT=16'h4F44;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n317_8),
    .I1(n196_6),
    .I2(n199_5),
    .I3(w_screen_mode_display_color[1]) 
);
defparam n196_s1.INIT=16'h8F88;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_7),
    .I2(w_screen_mode_display_color[2]),
    .I3(n195_8) 
);
defparam n195_s1.INIT=16'hF444;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_7),
    .I2(w_screen_mode_display_color[3]),
    .I3(n195_8) 
);
defparam n194_s1.INIT=16'hF444;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[2]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(n438_5),
    .I1(n240_4),
    .I2(n199_6),
    .I3(n317_8) 
);
defparam n199_s2.INIT=16'hF100;
  LUT2 n240_s1 (
    .F(n240_4),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n240_s1.INIT=4'h8;
  LUT4 n240_s2 (
    .F(n240_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n240_4),
    .I2(n197_8),
    .I3(n199_6) 
);
defparam n197_s2.INIT=16'h0FEE;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n196_8),
    .I2(n240_4),
    .I3(n199_6) 
);
defparam n196_s2.INIT=16'hCC0D;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n199_6),
    .I1(n240_4),
    .I2(w_4colors_mode),
    .I3(n317_8) 
);
defparam n195_s3.INIT=16'h0B00;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n317_8),
    .I1(n199_6),
    .I2(n195_9) 
);
defparam n195_s4.INIT=8'h07;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_7),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_5) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT3 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_9) 
);
defparam n197_s4.INIT=8'hAC;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_5) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_9),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT3 n195_s5 (
    .F(n195_9),
    .I0(reg_screen_mode[2]),
    .I1(n438_5),
    .I2(w_4colors_mode_5) 
);
defparam n195_s5.INIT=8'h10;
  LUT4 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=16'h0001;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n367_s2.INIT=16'hCAAA;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s3 (
    .F(n240_7),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n240_5) 
);
defparam n240_s3.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(reg_screen_mode[0]),
    .I2(n772_35),
    .I3(w_4colors_mode_5) 
);
defparam n288_s2.INIT=16'h002A;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13030_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13030_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13030_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13030_DIAREG_G[22]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13030_DIAREG_G[21]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13030_DIAREG_G[20]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13030_DIAREG_G[19]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13030_DIAREG_G[18]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13030_DIAREG_G[17]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13030_DIAREG_G[16]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13030_DIAREG_G[15]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13030_DIAREG_G[14]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13030_DIAREG_G[13]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13030_DIAREG_G[12]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13030_DIAREG_G[11]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13030_DIAREG_G[10]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13030_DIAREG_G[9]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13030_DIAREG_G[8]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13030_DIAREG_G[7]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13030_DIAREG_G[6]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13030_DIAREG_G[5]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13030_DIAREG_G[4]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13030_DIAREG_G[3]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13030_DIAREG_G[2]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13030_DIAREG_G[1]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13030_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13030_DIAREG_G[23]),
    .I2(ff_imem_13030_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_we_even),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n83),
    .I1(ff_address_even[4]),
    .I2(n85),
    .I3(ff_address_even[2]) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n80),
    .I1(ff_address_even[7]),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n87),
    .I1(ff_address_even[0]),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_REDUCAREG_G_s (
    .Q(ff_imem_13030_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_0_s (
    .Q(ff_imem_13030_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_1_s (
    .Q(ff_imem_13030_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_2_s (
    .Q(ff_imem_13030_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_3_s (
    .Q(ff_imem_13030_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_4_s (
    .Q(ff_imem_13030_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_5_s (
    .Q(ff_imem_13030_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_6_s (
    .Q(ff_imem_13030_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_7_s (
    .Q(ff_imem_13030_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_8_s (
    .Q(ff_imem_13030_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_9_s (
    .Q(ff_imem_13030_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_10_s (
    .Q(ff_imem_13030_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_11_s (
    .Q(ff_imem_13030_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_12_s (
    .Q(ff_imem_13030_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_13_s (
    .Q(ff_imem_13030_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_14_s (
    .Q(ff_imem_13030_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_15_s (
    .Q(ff_imem_13030_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_16_s (
    .Q(ff_imem_13030_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_17_s (
    .Q(ff_imem_13030_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_18_s (
    .Q(ff_imem_13030_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_19_s (
    .Q(ff_imem_13030_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_20_s (
    .Q(ff_imem_13030_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_21_s (
    .Q(ff_imem_13030_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_22_s (
    .Q(ff_imem_13030_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13030_DIAREG_G_23_s (
    .Q(ff_imem_13030_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13030_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13030_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13131_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13030_DIAREG_G[22]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13030_DIAREG_G[21]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13030_DIAREG_G[20]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13030_DIAREG_G[19]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13030_DIAREG_G[18]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13030_DIAREG_G[17]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13030_DIAREG_G[16]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13030_DIAREG_G[15]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13030_DIAREG_G[14]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13030_DIAREG_G[13]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13030_DIAREG_G[12]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13030_DIAREG_G[11]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13030_DIAREG_G[10]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13030_DIAREG_G[9]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13030_DIAREG_G[8]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13030_DIAREG_G[7]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13030_DIAREG_G[6]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13030_DIAREG_G[5]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13030_DIAREG_G[4]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13030_DIAREG_G[3]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13030_DIAREG_G[2]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13030_DIAREG_G[1]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13030_DIAREG_G[0]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13030_DIAREG_G[23]),
    .I2(ff_imem_13131_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n94),
    .I1(ff_address_odd[4]),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13131_REDUCAREG_G_s (
    .Q(ff_imem_13131_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13030_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13030_DIAREG_G(ff_imem_13030_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13030_DIAREG_G(ff_imem_13030_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  w_h_count_end_13,
  n162_8,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  n62_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input w_h_count_end_13;
input n162_8;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output n62_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_7_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_30;
wire n160_8;
wire n157_8;
wire n22_8;
wire n103_8;
wire ff_h_en_12;
wire ff_v_en_9;
wire ff_vs_7;
wire n216_9;
wire n159_10;
wire n215_10;
wire ff_active_10;
wire n62_11;
wire ff_x_position_r_9_13;
wire n41_9;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n103_7) 
);
defparam n103_s3.INIT=8'h10;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(n75_10),
    .I1(ff_h_en_9),
    .I2(ff_h_en_10),
    .I3(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=16'hF800;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[8]),
    .I1(w_h_count_end),
    .I2(ff_v_en_7),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'h4000;
  LUT2 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_h_count_end),
    .I1(ff_vs_6) 
);
defparam ff_vs_s2.INIT=4'h8;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_10) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_10),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_10),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[4]),
    .I2(n162_8_30) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_30),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_30),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(n159_10),
    .I1(n157_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=16'h0708;
  LUT3 n22_s2 (
    .F(n22_7),
    .I0(w_h_count_end_13),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n22_s2.INIT=8'h7F;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]),
    .I2(n162_8),
    .I3(n103_8) 
);
defparam n103_s4.INIT=16'h4000;
  LUT2 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam ff_h_en_s4.INIT=4'h8;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s5.INIT=8'h40;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h0100;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[5]),
    .I3(w_v_count[9]) 
);
defparam ff_v_en_s4.INIT=16'h0110;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[5]),
    .I1(ff_vs_7),
    .I2(n103_8),
    .I3(w_v_count[0]) 
);
defparam ff_vs_s3.INIT=16'h1000;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT4 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(w_h_count[0]),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(ff_x_position_r_9_13) 
);
defparam ff_x_position_r_9_s5.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_30),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT2 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]) 
);
defparam n157_s3.INIT=4'h8;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT2 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n62_s4.INIT=4'h4;
  LUT3 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]) 
);
defparam n22_s3.INIT=8'h40;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s5.INIT=16'h0001;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=4'h4;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s4.INIT=16'hEFF7;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_30),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_x_position_r_9_10),
    .I1(w_h_count_end_13),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_active_s4.INIT=16'hEAAA;
  LUT4 n62_s5 (
    .F(n62_11),
    .I0(n62_8),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(ff_v_en_7) 
);
defparam n62_s5.INIT=16'hDFFF;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h4000;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_10),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_11),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  ff_busy,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output ff_busy;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1645_4;
wire n1655_4;
wire n1679_4;
wire n1685_4;
wire n959_38;
wire ff_vram_valid_7;
wire n1060_11;
wire n1063_14;
wire n959_42;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n772_35;
wire n804_29;
wire n804_33;
wire w_sprite_mode2_4;
wire w_sprite_mode2_6;
wire ff_vram_valid;
wire n438_5;
wire n317_8;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire ff_color_latched;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_16_5;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n354_8;
wire ff_vram_wdata_mask_3_6;
wire n354_12;
wire n127_6;
wire w_4colors_mode_5;
wire n240_4;
wire n240_5;
wire n6_8;
wire n62_8;
wire n62_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [1:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n127_6(n127_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_9(n1177_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_color_latched(ff_color_latched),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_v_active_8(ff_v_active_8),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1645_4(n1645_4),
    .n1655_4(n1655_4),
    .n1679_4(n1679_4),
    .n1685_4(n1685_4),
    .n959_38(n959_38),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n1060_11(n1060_11),
    .n1063_14(n1063_14),
    .n959_42(n959_42),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n62_9(n62_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .n240_4(n240_4),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_address_s_16_5(w_address_s_16_5),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n354_12(n354_12),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_5(n240_5),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_42(n959_42),
    .n1060_11(n1060_11),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n772_35(n772_35),
    .n804_29(n804_29),
    .n804_33(n804_33),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .n438_5(n438_5),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1655_4(n1655_4),
    .n1645_4(n1645_4),
    .w_register_write(w_register_write),
    .n1685_4(n1685_4),
    .n1679_4(n1679_4),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n1063_14(n1063_14),
    .n1060_11(n1060_11),
    .w_vram_interleave(w_vram_interleave),
    .n240_4(n240_4),
    .n959_38(n959_38),
    .n804_29(n804_29),
    .n804_33(n804_33),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .n354_8(n354_8),
    .w_pulse1(w_pulse1),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:1]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_color_latched(ff_color_latched),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_16_5(w_address_s_16_5),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_vram_valid(ff_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_8(n354_8),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .n354_12(n354_12),
    .n127_6(n127_6),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_palette_valid(w_palette_valid),
    .n317_8(n317_8),
    .n438_5(n438_5),
    .w_vram_interleave(w_vram_interleave),
    .n772_35(n772_35),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .n240_5(n240_5),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .n162_8(n162_8),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .n62_9(n62_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
PJNBURaJrL18Z2B9QgfOxfxxf6ktnRKqimT7a6DWI0G0Sa7cknKOhPcsssAqjRI1Gl9+OIyGIoG5
4W5TgD/PGhACimVzXKLF+gv3IiZVJOfPRjV62H2JNensDQAZ0QLOnRwP/6xCYPti4ngNIYHEECyw
7FmnQkZ7VJa/NuwYu6Z8VepTWAN+VLA0+Gv7JgaLOkWIxVd3H3efUglN/WYXnEVrifOpttBpxj8+
MGxWp4QXYz+gwQoVjiGXI3lfif7mH5DjblaPjrOvHy3ZIuRxn+CqrEQ2ofy5VMXjFivfZ6U9oone
WPsgsn+ClnM77wRPWhpMgBM+Pq5lFx1gpCMgiA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
8eHYjsxecsk/4KRNoSqznOdt3uOgyYqcn0rB5vrWGdJJduYww4vP0o+sC3DzeNHpx4luJgx1EDtY
5pkEDxUqMbw7PGey5qhd/XRXBoKrQWrYVryN+pppIp0miGbznRGd1LJG0SCqL1ouS/1+i4uXFB7k
vGzSZYU/IhoYgmZtKjmdCWjdMGO25j/2P0NIAwJmahDyX8/HqUjzR8IJHIIYx+eXv3HTk86lyc2c
bwX5LjxBnHqeU3esC9dC9nPliYN9BSuTPv4Eqch15pFlNWhR7XGJykOfwoAF7o16c2to0EzXXWJO
Yk21VJuau2FlqnI9pNFmJixWN8Bc7ORbYWjLcp/0QayOK+LPPgPopgv3w83w9MxXIbXe3Sel9N/s
xfR51qhVR+iufQHl11bRtfj3SHANm4/puf//3TxsUMJSon+Se0as4vWdoo5pt0jh0I4j+3ztnl2D
OALLBi7GPzhd+fsbBcec5h0OSrZM9VLbFgtmOVGBaF/ri+7O4OtZm8ksHIB5K2ohCGU9Z+SydZVt
+DSCCs/CAkDAmCtx34UszFA8JRrcUnbpSZ3AsolNSd+/mD/zb0k3vb1Pa4AlTF6VPopxPlrLUQOd
zKM5hynLzkgNG31kCwAcW2uGWh/h5j6rV7ZlhtAHywxUEQebpJn3FmQEP8KPUk8Z89dT+1zSrOCb
r5x32rPXAdLwAcs+ror9fFyalq+gmvzQktL9mxillj7U5BEK3bnTO9iQjDXPm4uq9bmNGcBRoYes
pF8leaYMilxkFBJ7xDSPK0NLiuho+FxssR9afMqbd9UIoK1GZMwlXmGMyZQ/OIPMJiGcKcQcBy3m
AQHDImS6l2SG+iMqyuI8w5c1sNuaxu+gREIlfDK7SXFoeqmc4DLeu/a2RMLoohBgF6DuV25UUDzE
0+ZVbPJBub62QAYEuMCi6Fk0LA+nsBL/v3e7GD10p1cskImmalvkrs4xzwgWMoWDrdrGFfMxIwPf
Szz2Zyqrf7YSfbYBxYRor59EV1gN6NxtSsp2c682EChvtIsyAA9mCMlFSmJPoLGbOQz8Y6+5k4iy
VffVe2P2+UNeDhi6gVmSjWqqLaTLNE6TXZMtH2QcUdu+fIOK23qcFs1kqUhHmPNi9ca/pWgLVxTO
l5iUHF1XtbZkxzWjIEp0LRE16lK3IqWoQ65fDG2O1F49AMEISVGgyrhJ5ZRHySCfJfi5qd/8yXJh
wKURO5O2SX+86g8tcSqlqtyabl3k+tZYDIB6wwjci3iMeG331SFCQnPfcxt8Kawda7lZYsHdoW7G
mW+KYKTBmgEo+6jyCSURr5ifZBb8TQZCkRNj2G1MMpHoWzp2lAKxfr3X1DYCYsK7Aq2nRHwBpQxX
1rlSq7rEy9LgsZNqpAeDfq9LXcQxUN1asXBR2/X7VtCGtfck7flrIWrGSu1LByoqA1aaXRfXvNoe
Cuz8I4bpuc2AfCN1PkOogEUw2ag7VA91KPlDM1b3ajyI6AEorqfDyXN9jFntbSgzSWACGsOrjVRF
xRSGfUHcNlnoS0QNIUkA86FUhpID5DrUnHGTFx2V4FmdPEePclVGLHWKNiJYKrWfolTeyZy9AH03
aAI9uOBRPpd9NibIVUyY1eli0PLTH2dMty/zeUdZuWytOAXydL4KeMQ0f3a9eIBO2b9zxU7uA0dd
KyFa1W1Hrvb7Lu7q0GvarerBmBgCfI1ZE49HvUq7Ft6769GkyeGInD5si8rlRbVI09sIiogTfKqh
QlkppGAVwzON/hljbfVuXCgEXBqn/iI81YSCwG1X2xlnGYLi5rO4shpjPrwuz6vR8rbBHl0N4n8/
M8QGEtHA+5R6KdIcQoVbNYMdLH9JpwOQTm+wYZBn69hcjViuHy9jbxWPFyOEQN3l+ChoR+t1TdOC
ZCO+khw+xrPTVcmloFnRXvkMIPqeNyxZnVdKlIavWnfvirEmQnnfXd/nLAVFPoGC/sma4FVAhx8Q
tLHlJiCy/Sp3kcNxo05qfFQMWAipeJUCJZHnduI2oRmURLAMCsaRcazTR1D7TudCQVlPpewWpIRr
WbVW5ESnkqoEUlFXcqdwj5N5T1qPxXUN+BtVZGm+KejN8aEyEigcH/zYuzk7NpibjbFkPgt4eP7/
sgNGnSvVZ+7g2+UcLNl/pe9a7y4+ldcKAk/6+QeEyBfPUtkfhiy4wmv8ulqVf91bGY90JqZ6u4jE
385PkdMehCNfYkxCvXN8FOl/yL2lW0bx/a73sAXPe6MQ+JtY2FDeMJRlGbANKPYUOxBM8fXC0S6B
J7kcUdkfT/TWfLtUQrK01MEzYtyhvAUN8bP6YZVCuZ+WNT//yS1Ds4JhqY/3ortL+BLYcLyxN7eG
G0o9QLBo+rLtPm3xPzmicydztD8AvK/aHBjYB6aY7fv+64pjMGFtuQBueuEcMD6IzVsLZ21NULa4
ddMdPIGYay2u1i1i+x3DnhOicqR4/bezXJDERRO3rNZqgs+B3+FTAk0ORV8KmxFLo+vQRN/7GiZ9
WpCCROAOoxugq2vPuOqKmpl7NNEQ+1Fapg5Pkyi5ky4SZpnxJXKNzzYR+GELyHLVHsxsJ4xUdVRy
tK49A4zf3/OZkCJvcqn72Bdvi80Bp5w0gSL+WZfx3ShjVzGVRCFeharpcRgWmA+w1BpnaQ7rc8RF
KzjPdmJfqKpKAUDr9MeNm/UniU83mBTyme13ZcgAxSOeyAp0RrtoIEVTM56Ra7Ksx1X245Qgdaxy
ivCLmmFUfDBtLJyNFsYGQlxsp5p9UR+PoMpahVTnxNW1/BWqAQWO6K4kUbCBH8/OwQ0r/3ZCwgot
orEsUu4hn5hY2mjWmdj8iKjUY5MwaYj78iZBWZ6Uc8wqru3aVw2Tz5WqVjyeOUnfcC+/Ho4UKQkB
wAkmgYJrEOgCsk2nq08BCh+Wx+eiDIQTiKQEfshomQN+jVFm5EY74cXMj0qBjeTBw6R+ediFpC8Z
j3WxY5T2obloAr1mWswUNAYC/hQjMYDxrYUwcdCLP2WgKCOVLswZuGY1yEIOnLFdnAFastylpBgX
LxT8pyxWP8R6r8NwE/jTIfQ+et7f9d2HCBT7Ar2iG47yZm6tlnDi31Nby/9BsTUEyMflV44W7x4x
OzUarNbFHAEsRc0RgJXw8NheBOv3HX50XwEAW10p+GA98gdkAL91/rCMhz1AaliJ+j8Uj1dEI0Wv
xVTTE7W8hjA7h399tedaQ2LYaKrkgh3dt6NSZO/0re2ijS0VbXNxeFSG7BeQL4pTU+az81lFP5nd
fhQ99CXeBu62dl53f0bVNTuy6UFtflhQSGk1IDaOC8SBZhhSvmk7aUWGPdaZIx8lNJuW6S4+3PkR
ME/FywJ4iHTnUkBjhhImUtfvAZyVUpvMhOxWa6XOQ4WIfiBgBtjgIxtqsDj33nWw7psM75Nl8DOg
V4ppykaVgIPmnQGZXc3QG3gEktlBkCbRRUWwwXxkIDpFDF8cOgoSuRPCInWqFj3JlA0Qh96IPX1r
fdthY3YQS4t9/IBnooBpoSEnFXFaV9B6Qn336xBAE5u43ENOsTFaUTW5PsBKn6AHoEEcthKLIxQM
NFnFdGnHb+KQ4cAH5dcABzEnsJoDZmy8/EKcjAg8wY5xbvlEaOqvKG4NfgOUyxFhnU3OAchE71NE
3BkUZ9deQKj96ufxuN2S44l5VaWZg9lMpXxQwG9w+wSmvYLXyX6f7QPibaDRfonqfTWhU+ZJRNcl
9csJX3sYxn6Kxx3Aal5Uwtqszf6ics86AISDGqfo0ERZxDIq76OjrOeNpgjzPTTDCaUXDJHSvUag
SUN3xVb62/JCvJnoz4NHRDvf+6gEXsMvGycyg5WgFG8oPKnezhxJyRLq9gcdf/ScQKmlfileN9h5
lXPEnk76zgy1Cv8z93NNjqaQW38V+Ww2AbA0DxC/cBEO6ix7tTrJad4iDXClDQFVg92aGGCEtB1u
i345jDRRMQpg3zPMeIJVWc8XwyLHQgXoR7rYJ4ujmW0ZrOMjgIdXU9pAF16PMJ5Cwr4Hg7XIoAQT
NNbBOACShcEIGrLbaRveHrytSrsLLKcpZdqBujqBkLgzIyU6Tx7xOW1krw0RN3bFKD1TYaE587I6
tNVdUoD6qQnvhr2yFmENi+zlCG+z0ajHUOr+3I9mEuDXKqgL1zDIsESvUYGVyvPXbMpU6d8JKeiE
vJzFAKjzCk+1r2F0dLR4XkfD7Exuj1qK9zEzAMEXfIGFX1oUzm61AG7HeuYYdpUdPwY36qSvChF4
osZ3QCzlnNej49O4OAl/Tdy9gM05Ref/+lTeIcdo6nMV+DnfLKKdbVukhmVBPGL7prqKCCsXPuvK
wiMHxBQr9WNy+GomQQs9RKfvRZB1+Hhg9qL1gfNrYpUwY6r4WSCVE3cFKw2FIcEXyYZq+BbTEdBb
k0AZj1tdnwi4FliUqhSfpc16ZEywQVlTpv3AnhrNOV1A8KPL1dwU8Ef0qPv7sbF471h2oKzxCa/p
8eWmr5jrdZIAMrQPlQj7Z7BNqdLOFbTuxdXVMBaSWVjkgOfCoYNKW0gZfvXdDCyxM4JPwc+jzfq9
lS02rPxbol+vT+ElwnTEi53uYVT+96Sr8OctHxanfgPXOqToDzUfHFuVO/XCQJNqolX4l7QMUFO3
EqHbjtAipsWcRlN0JiDS8zjCChv1uGxsvsVtdkNHzEDz1+TJK8Hakxt4QLXZnX5Nf3xsQliPrMRD
rlmQS7FELHxzrWCN8OqUmfDVo9F5139sKx786mx4J6ckfvL/eSvWEgfTASnezQqvShFLpyFGTAJv
urcVWj91CTqfAZu7w/tAyBQNBVTfuZ8eUTlkclGBnpEaOq6sO53fwZlYwCMlv01kf89DS/IgR+PU
hTK72h747izYgP/fLxKoHB68jck7DXVfdFo/YXo9g6ZC2MxAPKGycRrCQA/rvbLi5fFhgPFTboOY
WAbPjMzzNSSMg4Y5N7bVFCWZ+n1KKhGSkea3x+w4roQhEZGMUnT3g3aTA8ZmRvbn0Q/mZQD77Yrw
Wd4gVFDFChRoEs2YCrBsBCMhi8XCbnUukpBW+piaJJMBG529f6J4A4bI8BrGk4P9kl81KHyp14J6
h/ziqv8kyZjpSUA9/9PnJA5G8LtSphLNR94yADBwiAzWcrCTuUN+SjvwmKmzJbsxwfKoMaLzafdI
UsU9q1/FXpIdrMIU7JNnnYKZq8X0FNRj4woHEUJOk/PCumkA3RjL5h+ouZqqRxyJ8EKTJT+GCkkN
nN06mviu4JeU8zkkORbkPI0UfuhWSj6LuDhqqhMPoHAE2HPR0joUBaD22a9ecAOCGiDvnqjLEYik
wL0/xISKLuwrv3fHJqs6cQE22XlsdJKvWUWahDHC/Zpqfyn6UBPYwFJhEoGsJDJSL8oVcZXKz8qp
6VYGVq+4GVpPkHnzEbyQL4ptx7gGpR+i5tT+hAfLTLFbAuzmjGJh0QflcwzmYAMI3G4ylVYk0mrv
LX9CZvjijVVhUGQ/QqCokC2AfRs7caEwt9z1izuh8vVoTWR0D3yOI2Tg9iKMo6SjGFmy/JtP6g8B
ykmdvCjdnZpGAm0RZvm70OBGvO/JJ9nq+KJZ0uheax/6y/XswCy3vyiSma6q7l97GjchjLHcJF+h
q5WxDPPB6FX0wJUECdDyMPoX5xjCui5OV1jQMTLeJS01HlyiI8IBnbh1i87eWqLnMik3wThv01Er
FB3gky0C4u2rpQVyI15o3lIC2thYPLJDxPp69BKD4EkH652JnmMXyZ4/qxiOQpLduGWuSXnuN8Du
ht0iTtMOCCRj2yxEednWGZvMHkwTsg12IkaS8nbZJmgkZkZNs+BkTkoa8cEthES9xZ0j0gsb6dSA
QP2/yGAzvqLONvxEo27IGa5//BRzWWp0HS57Ry8yL6J8CGBBDs7myi0dOlKv4XUCyl+/265lpdup
NDbOml7Lp0zDw2OuVo9lpnGn87v6JZgp/ndXJwzejgPpDA25pnIl3FF+OV/Y0NXmeo77RZb0AEhm
ayKI+vU3Gb9Y9QyvH+Yko4e8KvJLXwRWy5HUPdW+n1fJw6abbtfTI/h9Vy/RaryXl3yRwOVe/jq0
hsMKkhzp8FIPEgL5xAiqKJuuyFPOebTvNjDyZ6pn6asLAAH01NezdGT+v9QJAWmLB0VvlhMF5Nlq
Po88jRRC/UAMFXc4LTLXz3qtJDsJCfAoGqFEhWGfzwtre0meJpNkZuM1C9Je7UdcxRUvbydRjCjL
NoNW+WRDG7dKX6R3rn8etPVVqnShiFaZ1KJjyh7nwOHOe9m+TeMDBazBI2k9TwL8KlgkEOYLx5yT
WCdvQLkIMKLotysRdD1j0w64libeaRy+b0ZA25nZF1lWa9QBaUUhjypc+KOnJIV1AfNtn8N1x5CU
xVR+XuRoBzuvCrw+CbfhSJuV66dEQEaGEfuDnOqbKt8kPPnPPOAvraJrUWAqGYdWa86r0njqb0f/
bI9/jnMDzCPvhd647bgeWwcZ4lYCyfwKBGQlTaCb9wB/rcYTJseSAN+8uKy8NtxyFL8wV7JzDY09
f1APRdwfWtfE4CLJpbNEj2PacngPPNelhU63ByC6sWsnGP3DyKtpk6/R4E2KQqJ27nJZijXhvA8p
RXon3+JprZmNbBYHCrQHoG1TdR2eRjyjGcBcrFyO9AJjjigwuMorcX+rVQcGnq74RCzyVjtG8+qO
pIdWq/pmuqzdSMMuw8I0yLUX3ZsllhoVRWXesuhL+NLHZ76n/CzMhjMLj55YMxGu3qxNraoJ9iJ2
2m2XMVxE6V/nXTy870bUdf1mUpt+IL0ZsUJ+lPse1NVUlCySq+dH2Imc7Jd795AG20Q4GXVHJr38
6a3tK+Od9F2giq9iCBSc2XNcv5d+eyQOOn5jTqHycIWsXT/VzI6n45M662m4HzwIJX7LW2nzR0UL
hIHA/otagyQ41XnfTGCNcimh4p47RyC89h9tqWC33vofYWVlVf6j3nsGIu/TIKkq0LipHmKWmpTr
9boy3DNEc+AbJ3DhtAf6lMEVTNoaLB1XniwVpb6CdYDTWKo3PwoGSC548djyiMW98fdwK6cvFBr/
2LrGg2gOURtSceZX0IJnDYUXg6VyDqkirLWxIQ9Pjo9gU4G7VAglDTd/Z4UdjOLtRBCxP9FTGgKk
IyLUJSz859q5tcOGCX2C9YWqperA9/Fup7BGWZapXHZyWoV63Lj4e5K/qmpDAuEIsG5bcP66fRzb
5DUB3BeVnVerx9s3UMu5dsBPHw15mQzUaqNFUmwhVsuaKAD/M9xgadEJ55EqSzp/j6P1KcEvHELB
95X6YUCmfa/YpsZSj5fmof3qznGGFyr8HxYplCjqxlsf1GwgbPKwyYc9LziS/NDdDs8ZbudSCrOL
QTY6p7coXVWl3pgi8dc8Mh4r0Moj7jAEgIYiwtTWvYKzCctPJ2q2Pb+Ngg0XHfjcUGqXI0ZHT+9i
whFdYk066V7YT96mVPO+5ol29T8SuUI8yaPTwaNEU7McKL3XHtb3UOj+cj6k/zNhbxuD+9vQiDAL
hCvpKbcqER7e60gmUw/8BAmvuEVOg2VBmJGO7dq35wUAHh4TDStC4JnyQJYAANqUFW+vNqrFIhbK
GUjX+3JMJ/w2vunWkeabKVjfn628QrfcdeZcN+YfkOwLAthYhbf6o/DTLNs5Y1+LWjSFN3qSWGfa
RO0Xypo8/UjcWKykWIMcaOp7ykSlnU+EG24kGf4+3pVgrpl+U8KxzgZYgdb1fgIHcNEv2XW/VSUX
UY/JPE7QfNQOI6ONliBHmp5TM0Ueh8CJrSUCl4WWDxMTlF6qFHyYnHkq2qcKhzx2KByykjZm10Ds
vrjRnqIPx//UOuHzUfhssrCAfeYJ68+i/VyfR6Ub3XU1MU8YfRQlHhQyf+tmwsEsZIqR20k7SZha
Fba/bohtWrtoiEyKpmkKInknpvzZYL8eE013afKYy+XbMMtKWTD1ZQEExhRmePHisT4QbN9gnBx9
tjUu5jNqUMJ6BBfRu/Y6i7SBsQM+YzBzUrXN/ItMlRqnRhZFrGq4LToQF5fIhMOZETtzrV1jFT+P
DcDtBqcLYQLdlUnNY6ujBD2Th41mSd81WBHwU0ZuKvOIg9Rl7m07K3hkBOw4Q0GFsI3/Z4F6my85
kpM1ChB8MtxD4NKAFKWmpQvwUYvnETk4Pb2e3IKkTaeYU5Y9ZrMl0+LDcl645lTPZgYdJE0JxMgq
6bGaPmCkv4hElIBX8PrjBjycFzr9rqiljJDT459Ow36ZYie/RlL8kzhZrzt5FTtNN1gKeKMJ349o
Uy0ExZk5S+BTtIGVK0qxLicbuaKNfxgYc3fqVjbmyMPiTs7bO3gJTuBwW/r3pim5f/CP+YBGPzQv
tfOJjE5I7ZBr7XD5HoC/pAIJiH8GTZL+vYKM1Mdg2JA4vJybouB9Y7T/hLh68PPuYGUG399yUL0f
Q5+WYkMCmYDtLlki0JC/iJiEPJt+ZIEUVwXUsNKj61Jjgl/fDR7K9Z7PkoDc1ct53qSok4Z4qsPV
Dwa/p5mriLUXkqtqDGAbUXoplHSLx2dUORQYf3Fvd2LAbAKCEk8twcjXCU7dA+9yVFp52tJrdk6B
UOEPteIJCFs6V+XGYZ0R+/t9Z2rFrkE2/+vPmLq+bhG275mbANetEq77hNihAtfa8vcS4CRXPBQE
JHfnYo316WbpchvJnlIiNDg98I90eVUTKcmWTaMllODcOsacui+Hk73bO0az9Njy8c5Btbs5MIHm
K3PERh5z9uKm7U2gGV8t+4MackPL6JvOgQk8wIclNxmxHbZXtM8ck2YSKRLTlvZFVDj6SkEB838/
e9u5Wxas9LE1NkYPpxzFt8HhSHNggcOKBFEBu7T6qEuSdSLaxvOg5pgvp5gl7GCltsaYamKx374n
g0iUjZBjA4toyvUUsn6MgKF15KlzRjtqpFBb70zfuIu7XDZmBLiWva7OXmvYOxXp2Nk5HaIqCQY5
o/21ED8aroQpumSH1Ju3ea8ZJ4vaj/IDbOp7b4sdyRnr2tbscHeKhdUot1t2FUT6lBV7IYO5nVZP
72uHmO92RaU/I0Js2ENKIZbZofhvA3IJ2H+0T7TjXoQNN8yc7IqwChjYZyCvWRuAMPmc1aOoYH11
h+RLingfLOiRMoFiIkl8qM8m6s0pXUmHzhWpiPG7FL9WIMhyD05aEyFtxqYFN72lFcFRQ39hTAiB
C+Bh3nXt5sbTTzfbIys6XFVL4knur5keIwhelV30e1+wCm2NtUmSFtNJS/HnDKnlCjX7Ql6T/DQ1
aRnX+HySLM8NF35aneUqv9aRrQLh5EZ2tTVMNz1GS2lErG4NQHqmTdqnXk/B47I4C8yo0ZnZZAvH
5kWm+hQ+Huaodq3pzi85aLUwg8P1voAeUjk04ocBQtecxQMCag4RLTh+D4GA1IsF6ZFK2PlYb2+j
EAYNnVQDxSq2xJsEYxy1+PJgGU952rPmYqc+XJ6bF/njT1hOqkPTVGnkOqNKETOmDE+QYyYXZutX
r4UaFv4xvZvOrGq7NZXPv87b9xNUKNDQ6aya1lEfEytmlWcCE7FeJ/G7EvZ9nAwsrcHLpt8YU9gF
HocafG++QXe6FKF3cJ9J0m0FBV/juAxxBUdtDz6cJwVFOg/p8Zv8WGe7CC7hjyGHJtGREamrkuvF
kJ7zJ5T8WScUfYuXyyozqQbNRAOyRihzaHoTcLefEm3yOgBMW0VrdazyBX5Rb52Dwo0Kj6dJ5uZY
bGYoeRQf1n27WAlE4jWd/numPHv3Rgc7jdU7BtZGQ3LmsRJmRBifa6YKrueGC2p9pcILChXw5W2c
quA9hBM2dQyCd6RBeIkkvoaHNYfM2FBvE0bSHM4FqH1WTXmJOFuX+aIWKYVJkQ4XQsLzlV5Nq5gh
Uwa7zR4b0rccgWKgtKWmnQvcAvCvR/EOFpqUEKO9z38tOv6Ypd2+andBUPYtgqaCSn+jqavLQ1eR
QHkhwAZD82JAFckds/QlKK38cApTl+ONQXDOTeaub3x1w2tBmPPcxnIFHkLhzpch4umesrdv8VnB
rU9SCa6noTX8d3ytOgys21RGIpoFcVWXTxA/2lU9SausjEzjWiv1hQQAuPcaJG2ITcC4S4Pno7++
BdCXKzHYWFCSmshkEpHPtg1kZazlFTZmRrH7utxvU49wVMD7Xh/chLZtqhwWZlnipAlYj6r6KVdC
k6TdhFQGoTc23/3DdtBx8/MQJOxlQ0cETOg8tvBnrI2FNC0SopFF0LLNenGRkw5yLFnK+QG3iyXV
rjzeXB4tXZa4yDHsRNaiapUbdbS/dNQZAPYo4lpwYP921P5ikVZQ27vuD5LYgrfmdUQ3wwLMIv4f
yy9UTCpKFrltUngVo5+3OSfeGvC1PbMThMXDs73ouxNP8U3igT85KOOc/HeFyeCuWx4KGS7qPx12
9eU6IzL8RCBca+0aD9SsO+LxL+xDtqtGonaOGuER0SOnG2p03Tix+Ne205coFvpROagK0OQY8dco
28wgY55exXX1hME59pDhaepLv40hYspmTCbAI2Ilwx1f+ZMyqHEsSnUMQyqW6hp9w4uXl6WAcpa6
1CSzby78xFJ7Qy7JeRNwpzyMTuRtiPm56g3GZz2669BD94vEzX9SKfV1ESk9PGHb5586+Pw2UAdB
VZCN+9F63bryUMYMrT9vBc627M6cDcF2v7LtsuCiNt45WBZWdEK/ZmeyVJIsEk6j1B4sNLoaAdfo
ZghR2WvKMbKhcbPHM17OM2fcy4Izz+jRB00f5A0qEQXiqYTRO3oBgg3XmltBMOvK386B4YVP9kTo
ZBJjmHyPaUItXQ0M6siT0uoUyDQBZCPAVtbaVik1tvDBueI79liUQWKyaDaztlXykd9tu1hS2C63
p5yGDWviOPA/LebX35aPYUgrBCEvJY/SrZZAZo8aFoZeQwstMWbuCHa5RVd9B7vG6WTEdZ3F31MN
aQ6HAOXk0NpvAmcPrdcdsS5d09p1rFYXwFnIHLw54lEW27TwsjwFM3PaqBa6UK026nmPceuDGU0B
3HTp8ICzqXCGUqQ9ulgAdegum3gfO8pqSN5HRkAiPCi7c8V8sZKK5ZqEDIG1VMeYX+APn4yoCt2e
fU+RBj/wF12PR8BJk2DgwqpIP5304OxTTZyQdX9fb+I4Ov4sSdOERMFhyBG6YOaIL6Tt5s8G4J7W
RVrRFyUH1B+dmoG3Cxx/tUWoq3US7xbn/U0ALpPSrEh0+qiDAWH5y7ve30xcu0Z7sFCl/SXPgVPF
LrelQo2C2roWNx2/G/3o4FLeLSpyeV8RXAixAT04NZCDokKKQrrioiLi7HprQnWIW60OaiGUGnRY
Z3N/Kx+Zh4itlOVYA5FCWtrtbu+qFmGzXqJTUNF/dv8kv1HJBv2bruFraVp4xMHCOgytOi9xDgxi
vIvpZejO2rn/adk1XwwoPi4ghRDlS0zD9eDHcHh083uuSt1wOngqawYsv2UvCW6pMsVdzkCRhf2N
nKFNR5l0ZnzTne4ar3XyDjj3n3sEP7fuhctIWZGhJsuL0OBcuvESksO3pK438ey042sOBlDOdkqW
NyVjvB/VUw/t1nFqnpfh6x+RdbXJhY+o2ApKL6YSnCvThMJpDIz79QBFa1buBbYln1adO8RFdwFU
auTm2Oshfnyg4XbRiF2k9ERD7Kz58vS7W/9yU6AdAuCKBFQrrnXjXVho1m08+ylWoiHg0ttuRBxG
ZlRnJ4lcDI0PkrVRpGz+7O8wILrHsuA9QePx0fxSMwxUS+D4jprrQttka21gghhLJmvyrJsaxOlu
orRwO3cIIeF/uWLq2dJHQbz7F5/2uRdZcIKKp7kxoWI9BhAjOSCORz8AjRJftQMiXSYp6tgNTKpA
ORdGku4QYmUFs8NWZSosmZB3sNV5DSF/Cr8O0+444W48/0qyajmM4JKr3DBbJVV8aHoxOTXZOTIg
4jDA1iDPJCo1gvbISGYGeq5uAqC3yBfI6gMtSoCwtUvKs7dxOzz7StPKeP4bkQri6ks0bV/xkKzZ
qwBKIPIHwrbSM6y7RSpkJMf6eRXJd/4dsHlrvDs5g2gK8n7XawFb6cnQGW8eeizSQ05V24VNxyvO
5kVW6rANWatOJrLoll89eJ589sxupyodwd9L61A1hgLf+pOpVkfMtP8R/WfBVkNY+1NN6xEL0fd9
XDAgTEcmVk+DBSPoaOoVjCyviiFyDcIb8kcWCLIze6ZAMUImhatW/OwzA2AcfLIZHbGVamK8n7YU
CJvkplDK3FlRHOWscSOD99CZNx4gLQMuNF8umzzDvIcyepIZg8UFFyO4ngD16jad8l4VQsNO611a
LiYHz+RI/7xuErUpTY76NAD0iVEhhHIaw+PpPCnIIYPAFjpJbJSp/WqEcOUvDuChqFYFjfMWm/aC
0PSJMpQcu7N4TJzDEZaYvm24q9V6DyLGh/xY2o44F9UKdfQmH7UPiJotohtimdsW/s1Hg/HuY/1q
gPxzhNQn+YeYpQboaQ+ZAzRSqw8/9glg9YYghnF7XyF9YjkwMMDx0r7CQ7L5CiTv+TxPGWGq/3eV
TgznOt8kccu+6jXcvQdrPWBliJF3Iz/ChsbKPsW2ArrfnTGdmP4+B0Yoe1wnnBjmB9klk60rOW62
EAWyn/YIUuSfBBU06ORNaqXXGFDpH3/WEzFF13nTaZPUBgMnGytLz+VW88BA5aDu5xfuNlFlI4hn
B7oo0mY9UAn78bLWaavvf716QbJ3Mijw9Z/XqCOe673SlsAyBDCj4Sfr9s4IpqmdQPAIcHvMMY1J
5IsSiws34/Q5zwZYjEbxSOBtAWnMw54EnOsEN4uhVZx0HdRw5LIRnXkEeCMIFAVKkdl0wa9C7KLA
fTtkTtGnPjFfCeDdlE8tkk/ce8bSvJgvARMEYtx+Sh4gDmexIOJqCkweMhs8cxUlgbshoOZ403ge
A6enZw8pfNI3XQavX5W9boGzd7eoH3hDhti/1FjOV3k48F6uVbDidi1GWPDLMJPr5SYoPTc0Z5qV
oUNnNHh7UUKWhMFqUcTRLA6XURG1J5ZcgNw8YvrLQGfjjqG2kwpgZbNzCjhSFbPsVkHi5noHIedC
ymazG0Hc0IZQa7OV2mxxB0q+5Ys74bPclM/lLl/CvJmnqF/Hye9giDi0Fptl9ubUZDkIXwTNHAbW
GmofXcWKJkhG8qBItWD5MhK24tW8PcRXfQafJr/4KxyTaITzj9QxN3TedYeaY8yrS6BxTLinsT3I
EoPvQ98zwd/c9uACbraMmOHERXz7O1lIwCdscWqBA3HwQmAi7FHo6U8Yxp4Pkh7f2TsGHbKGzuHC
SX44Sv/DhfTl9ZN51jqF3uhloXGyp8rNDlkwhg64A6udDAXplMsPRqSIY99JkywYknqWqvAga5pL
Ot0ePlGIMbrfI/vMQo1nOpuwrBF1KVYVbFkP46qc2U8AiWPHIZJpFofp6+MkZ0zQBRShsP98ZB5E
i4Yevf5KfrKiMLQ7mCB8eLLYvAFmg6TAlDLOYAxhVwq0zQDOSGkEN/DPlWh5lDkyXwKUEC8xZaxo
8BU8GnrX9ksxcMQFHwVYzJZctWmTpaPOUi2DrPrGA5kK2b0OgkGjZMPG3OPGvrMuhAUL6+R98tpb
j+5xsIiDe4cUM2QsZ+++L0ewdjnl292ZNSLKPLN7zQGZi9I05TkKH0IFiirtagxNjrBF+P4FfBfD
TJtPa9cHrIzSkgceHnDByqw7XUrLK7yEBJ5FuCxWGduazvyJusa1z75OakF1qQipg5UlVjNQ4RC8
f13hj5esVAm5iHP/FxDHds/R5myQxU8RvCmUTPJEif7ruPjvQmtZ6W4iC4eqVZdoHhLIambsBCP2
RART6tjL2Zk9GzI0JxENsX8Dd1tcwBWAK3aY6j+gUvi1A4GJabeqIvhVB/bkdBMRQu1nEYBJGTXP
+2MqmsReIhz5JBtUM5OkNNfCD63RJLPAWk2srLbWD2HkfgUxn4LkgM4VSNlrvp+Gn24xgr5KbcJq
eeT0tACPLNtIo0nP5GK5ODrxaAj0RzxSbRd4V/NCrwiOT7QwFB4IrOFpCGKIR7+3MTzLN5pf1yoh
Q7peTUNGkWuaGjW351xzjQQI1jAxIksMW0JZ1r+K7bqmgVkHZPRvhd3wLubrm1hobbNlYF7pWg0x
DCKlcuJXEDWMhiCoFG+eyU9zPbq7myGPQu73qyVPXgCGGmlIttC1BqbPMGKocaQwCMpQPn8kfbYk
2snDaX9Vs8PUCQQRGYy7fdpP9GHKD5erYFQhbb57cTxHPE0i0II1ej8N4u2P2oRxLTSRZm93SNl3
8Jy21R7pbKx3WvsE61ndYk6G4fYZumTkQDbXaMn85vb9ukYd0wOqW/VsU9FHcRra3zUin9J7Lju+
IBaU9zJ+2ebBzosadYw88jN8r5XUyFKx3WCyQ4WtM+F3i1ljNRIlrfbxQ2KfAJT/hOW7PuhS4G3i
smm4bdbijiVeVou2qkH66R+O/rtdFwY13C98+z/ABqJIX/+hU0A8USqQXz+RvHkvDCWNr4NjnzI7
9lTC6XbRrGRTocQsNy64uLPafdmdk4S6Hqcfv9lIvKv4n5qROLOwa68Wl7wyU2nafn5H2/qjMlvG
CVLueQQ0LhKgWKAT6ICvuH7QcerLhTU4RZ2qyrKGp9y9mV7whAf8ojvroye+kdAlmv6Kp+q47rSR
uXKYjUYDq5eL1mAgDWhnWYo3JWPg56Xg9yB3JPtQ9tU2gdrkL9PE2HGHnVycP5fEHW8IQc+F/Vdn
619IbZWzR/LiCkzo1WmyrFcwM/5CS91UWb5Nx9EAX3omno3x1EScklSp++F95zlAR/MfUMPNZNJj
wdlQVHPjL6CO9XDcGLxNxnO2cC/Pz9u9TlTViNMAavBTFYAgs7qfJIIV2E9hK1pSaB6oIcwPTReG
GngLvngIQFs+3IxkokLUOdjV04WRRpyy6mw2lpWZggIj4EGx18bQMgs1919m1Mgdwr+U5nd+qvHE
H2MGubgkQua2AJ2Ozp+ADXpiMAIfFTy74Zx7svW/XTHNpT6aXj/M2nOu0D9njAJ297/UbilIgp6N
6pxoTom8hBrRw6a6SgtPKBCd8Hh4v5CpoSsruSGkgQlwUoA/nH0xw+mVwawCX+Z0ZEenmSVNLz6P
nyaFoGo92Av/Uyw9YeI6Pjwmmk1ucAVFUJhI7Rnn9707SDmfCL14i5VFSgoUHEzrMPw26zTh4k1U
Ec9TRuYEutEYuFuHieiwfP7M5qSUtdVQnMb/OElhXzIeOaL2zBKXwdrxaREcfuJVPKYXRLVekrXY
v5WMJBBhsKva+GAgFwenLtesIlhyBGLQ8oqTEkZ6VBPLyxA2ZoBB+omkIFCGGNRB30L03/o+8/lb
2UUbkAZEu1Dddf4NgGbIRkHwcSceIzSBTKzEc19ohEFQwB2/f3XF6Q2GrMoftOYTRyj5AouP8Kls
yVpKq3X70lFrb84TOGxMueD5MTd9fP+ENcyGUA8eXKDchzvSXn+p6kPfTSkZd1WDa1XJVqO6nGrM
+mEez26MhXtzNwxfQ2fpzbes09rqMk1QxQbBiSe5AP0xKVO51AIKcc9Rri3tXQMS71Wxu60YhbaA
pJ0TrCmUnT1OfGQPc3KrPwJOv82TydDN5BXtFaS/zb/JTYfE/p0/bjAmcaa/m+D8Dgc7EqUvtC+V
Y+Ysav4JX2yeCZJ8K4AzE71vGGQoc1Rvtn+KjKH/DC1VviKiejg2R+u7xkOd88Qq/NLwaXRduO6/
RXNV9wmKMuXVMJ+2E9ht6Sv739mX9skaprDnLtBgy+l/bWstGlhND07NNOc3DELp6VsqhhpHT7rA
gKP087I4mXvvg4eHjKiMWpdDcUsoroMrNW6OKPvOz8X6brQgKZxtv046qKRhSgfTpxiux7fnmy3S
c95zfZD7S//42NL4D+iv3dCMmuRUIXxoYf9BiKJd2mdODHP1A4fsEB6wHwv0W5CjibhRKdGyG6wV
x+9CS8NXx1ctSC4oEm72Ol6+SHj1c/CnJci4es2KSLUkekUR9/v9q7XKEkw3MNf495xdE5KU6pIY
NMHtoauxy6Rz84j/ceElTC5vapvmTJiw5+VmeUdAzz1xDgTEKiCDnWiOxgwre/Jo9pU2/ssRvss8
rGdRW+JeVDmw+JpsjOvPLK1H0J2dM8KJn8q12zb8HEiSWK+dp8ygo7yue643iZBEYM63JesIBWaR
piUVMwQPGnIT7F7Iz0x5DVEFMXmObkgjTewEVU4HIcSO1DLH1Z98urNG4WYf6AKalAhLJw864/4M
Sb1s+hJHW6XzDpO1q15X/Zku4In3C7yTUgulZibME0eHJ5XibtsrVz6srxoIHxJ1kJRUp14K82gv
u79eEVc/SRUowDRG3O47H6Fk76i1iYL/8sfDif0NisYiuSAANdqwestvzuHn64LzxZwT6i++ko4T
KoXH+Fk57LQysXmiiGmMG20xsPJPk8fTeeMOy4tirFdx6tqhNIMim7Xnsc8HTMci4DXgLz+N0xYo
/MIwnOfQAUWsC8VVR3KsDm3zePnLJOrY4z9zfa8sl4RocvbJxCMso73aVK73D46O8GQXaJge3yJj
IejimU8FHjl7vMGcGOCM0ilY/5lP7meiY+BoS7jqe5fRRj+xbYBTbL1nNL3koB5vyoQls2dv98Dk
V/PQ5CtETntLNyRRAWk+83xc08Mx4JaNDYjombzGTDbZ9wNbqBK/aEmNnJaltJzLNb7hSgDnmzVE
UqX8/1+fXqJJHRPZpUd5b3czUCruB6NteINbbx0zHWI/21jdy83jpXh/klJ/H2Y5nxt10yH0PpZ6
gxc7G0X7AxUTvfIW7iuzto8gqBXXqMae7BULBYvSXVYkWToOEu6Oee+FVMy1/kO0RXRYQZb6Ng9M
QNlZJj9Z80mPJ7/I6jMfAeGjjBVVHbisJZ7icQ3+UNbGPsdk/93q9kDYdF3iApFJPYCUp2rqSWlH
4rqc6WtEfczXu1EaQ/WuTccpgGPpho9HPRY8+dSP0XyGLau0flMoyvWUxwjCXZup2UKcsn2xEMc8
OgMrMXm7QfE0paTqY4EZnq7fOd6BV6Da4fdgFtvOZY6bqCML4/cPff7PyuK8ygmY77E5UlqT40SG
NsGz9m1dtvDNZ4RmkYKcsIAXxV0qOpNua8o5yloSbKHguYuH4xSpyg4hUYtdsBQFtkrkm5EKIrib
Ur6DdNuaaJkehRRPB88Vt4kXmlLiRT+V7WSujsnI42IkXqF8goc7NEbDAF0MVS3fXSa4IBaig6PN
j9VOF99MFbGZCee1FW6yqBIZtmNONLKUYoRHRSB0lrqGD/4Pdn1XakHW+/Ss/iaA1WEQ7TnbG9sd
g4UGCTiXKHJSbmnOJihj2F8+YmgZZg03DNS3qm6vYDAAP4FjrJx8eleb9oKDpfYF5MzENVmbXzap
DkxWrRLTvqHWYDYJ1FGBrOeM+ClsZ05CsTlRa63cQ+npQE/X9D4M3q5Wl4pqPexmkZNTN/0mLfNO
I+2xUQH7R4IXVYVWc48Y2OWL3xcfpX95F+W25lUpFXGv8eqyEb+5THW3Z3UM+oRLNzd8+TxA5CZd
0gJ6W1OtuyN+4nox94OfzbkBnJKIzrNIAqc20jkSK81n8fSOL65H7ANJLQsXljN6X46lK0QzYYap
4auzZ10D9+w44n9qitAcxhfNN7mojSNNLDyojp1Se5sQtUnj06plRuC22X5BOsHO43QiM8dL1jS6
vQsU3SrxgUkInveVoHZGo5nDf6jSK1Z7DUPe5S5+OT9WoE35VOdkKd0AVN5QPYWnY7nnLEv4v91Z
lumySFI+QHrr8y6owjDAECzqeG9aqutcBBAsSAmElo06vQjP4xHuot6a/I72cMiet8YQ4thH+J+R
JZsPTDUvBCLIv4i5zwMJzTxP6D31B3rmNKD8eaJf3qAxaaf31edxuUDLvy28IeXXbcTlrrOMl+Ui
yA+Z8/1B58LpDXAtPsripIa68MT2h0F8Lvu8DNZ/9AVk1bRSC18Na/ASuSBNpLqu7CRc9s/sMYdv
1zYo1LcnvO5imdd4IrMF73ecWVrcy1VJMqz2q3tPqMPisRfce6rKrmB7n6/RBQS2k7ktxSgH0rwT
lQE+vBwF87QZsq5RKBEVejaO6mtqDKIDqoQu8wbv9r/x/XpCQuq30BbYGDXhcXUayEJOjj9qB1gi
rJLhcMII4HpAEEodvQT0gqZ/r2hPQrWOxnRBFDu8czIJX9UULgnmNgX5JG7lzOSD/4yK5ctep6k1
W5nQ17zqUP+OPfG1TpXtGqYoFPZXEQ3pnySGWnRCKEACNhUqZNx3sJ2LDGuMLVpWLgoKzPXyx5pi
XtZiEC9/v8QDBD5lP/p++ISIKePK25FlApG058qT0Sz+4VWEhZ+P8FSDjy/RcI3TmxbBIxGxwOpj
nHDOXvn+GdTcgcW4XULkehXHHwfI8ypm3UYS0YimXVjVaffDLe500MSOBDEpN0///nERekIKZzaZ
WsAmeyziUrT+XzY49RfDRYx8leNojHl3JFM6IhqQDL6wpYEMuwbiRgGZunqZmKx5IoD+FQsdA7vU
ytCRAg4kpAeiK9mhRliaxLdqxV0LjqX6keA0XeWSvuIF+T4jOQvMOudoPaTzveiaT4JXmWy+eVPM
aUzcSFN+9BVFit38W1b9O7uv6KLLIpSVcHTiiSc0Fi9w4lwprs6TmoaNuQ7ii4GFuyBhgrwEGGX3
uuQX+A8Oi5XPWhpZdw6jp5TmEm+M91mgUmwrcqyLa9r7/FMjXkzKX7IlMk3OFgiLSMrbxE6XzIMF
p4Y4b4vHfEF7psXhb3AiW4MbM+O69wkJXIwdAeNvcHTg1HxsuWDyYrBuWIEBK9o8iZ+NC9xmzbtL
ao6SgBFETWnHHO3nOOtT7jgxurXS9mE/ABoHdqYhdYqMpGt6XTWFORP8pNKv46PuB1BDtY8uu8MI
aBNzgxxkp022TkO8A13vBKhDoq827U/TwrvWQ8BsmB2rEYqy2hrzOHrDI0k8hX1nlZmGkajUKWHf
8AaHDIp+25/lDrcxHJL+PQGKuKgtdcMksJWbHAV4LuouKXzGWp73hNdjnzwYgv3jwHtL8XG6ai1L
437XtDEH6eliiKgr7x0rQU9C6AaSFto6Kdcp9VAxlhBaZQKJPXj2Sd5FQMKgzdNUALHNqQrLo9Gt
SQTFBMZjXHNBOHXgw9EfmscnA5KRLpS0CeXsJt5/SIQlS875nIevHPVLtm37HpkZis0CZP/QdzuA
B18oWw2vChRvTOpgpb+6rMQRQyh+GERO6FmJpTO0Jsa9YwmV6cQOubu6dC0ZHrfEjUx/OJKkoVql
9KoCdAC+qvmDWDbdP5y9BYgXFwUpZ/9p4+ZokCKYpK7VX+1FDTBwVpeIN+wVUfk67qWbmuqXWSxc
0KfvpVmV9Jkdy2mca6gx2JEqKcr4LEULEMp/sm5bMd2aSGEqiQ1CigE/nBQDQewc9oyKxI7nbPwx
aZxlt12tJUoLCybjwpRCcXIEGeBIjweoGyRnWS6cqsGP02j+pjajo6fegKKJOH+Jx5M3DHJ7WHUj
r4CjfRuCS/iVfn16L4rHFO+Npk56LryJSj693q5oX8RGsG38ifizFtx/mnWOpBr42Im8zi9XyWak
8rAi+0vyj9YnT+evn2fQdehFfMVzakd6hcpZbfNRhqaBmL3izWL1MlXjhd1nMATqxBMkMHtSu/e6
rDlj3r/L20mYZwfp3jGLYLqB5THB9ZoA2qhifysY/glJ0YJJwSKEFixXmoPfy4xAthbNCUrSFFjx
Kg9kEvf1rmqkQi7oaLzUhK+Uow7KLjAqKcPUeBoSZzz2VHbt2zZaq2nLmnrfxomt4tTQeFEOIicE
4XIuTuGgEita6YkqpQju+nOUZUGqkMRV+efjI2Kwk9j21nlCWfEYBK3qDGBy2jkUv4G6QC4+P1wF
kmpfbezOrZIWxSv4IFriIbzX3pq7CAaSPKF1H4kz6Y3UI+S1POO2hjL1Jn66h12L0A1o6M09ESiO
VGwaURj0Yrs5+TV1p9ghK3GHc/5kt1k2izXZ3ovPX0AVTlUB2s48HbvX3Cuj0AaH763FmLTa7bng
B9HIKNE900xbPCRrslgsW/6/iZKLUGQAN3GfUyf0s5rgUHrTO3qiQRk3eNBommmZWFq7/KflTgOx
7PpShV/JOgeZnVjf4NwbvF+e+73gRZsNlzm4jKDl1x8NCJGNSuFuzusghGKIR2ADdXwAqlGNdOf6
EtF58+nkOQTFUw0nAOFfGdR54bREzNXuCoz1SXizx5nQRCu4IAcJXsqy5FwLn6BuHL2VuVKnZaHF
PW/KoQ1phxhEYhxBwoUyiJMehFfZpzDWFK+tQ/zS6qVgoxboRqP5qtWs3RD42AFKJtqDuKA3GO29
d8p1OQCudLGccCU4b4jwjD8q6dM0qSRVYu+JZ5FHFcSCgqslkf4amUAjGAniiFWh0vQ9TDRIL0vB
VdaZoxOU70OjjwEUJn0kwsc4anzHissR0DJLKkh/ckXqX90/fEHi0BN0OM5HqzRxijy7Nb4gm3Ij
IQpG2cXYgrsI9d/qLoNCSORvWpDQ9GNJ5/qTTKtEmkFG+Vy7aKupppyTZNHujY+5pn6oGE4y/b/f
MkR1dWkkhDHcDcUeCjx11M8ITXq2PcqNeaISjNGE6fvkuLhiCe+2Jjq2y1GU1UIpcieY3F7GvMJx
c3aepMSlJZxnvHp8cIR3X4Pr3rLO+YUgtHSGwgHQBSQQhc4aCYo0T7f4D7uYpEJyxvyCqkyBXJCa
QO4rxt7ORbkwZjPna5XN6ZZtEmhl2nNMMXm8gI5r2Ns/uv0q+XhsVOEeNRi5sOh+yEGLBTb79aAu
TbWd4AwEfAP5hOKJIaThheIQSQeFykTfoiMjymBNZb0QOyFhNnC8K24L1bfQ+HMHBwTsba25LOKt
pBw7bmVxvDwPsh2zLrIdsI33yhYC5uqPhCNrZZFxEaux8hELcdWwaymDBK//784H+VxSZdaUuc41
i2ou35FB61hvwTsQgV8Sfzr40cxVdDKI+qJAOo+hG2PO2+p39NKK/tIzEiQVXBpHFzae7pI23IQc
3UbHss7KBJmkwrw//17c9dNGUQZCswtW4Cyb6CCCUZOkm6nZl/b5sutEYRIf2KGypViA+zKAyW5H
QBQVMIc1cxfrZWoayRyfvhWIwlNQNjj4gnmqV5g6aK9VHaRH9SupowITjntc63idRb2U2G5uaxns
y6Zij62PJ5UrfvfZ30nEftSRswbqUqbfwGLqHofY991ey6qwFsqRPgT+34ULl//DUFgUtUip9jiH
x5jXaIhSQkGlEwyAbDQdOjXdvyf6Iocgr7ZtrL9XeGuNiBUImxZBbHJZtwi+5Zj4813iYCotcd22
JBWCDq26NP5WqvMmadEwOkOhACJAOL9yQGZPldmMAi1c3mRB0+SlJRYdZ03EA7ONMyQBwwxqRN1X
dyoA4KwYLw6u6RKmVOHiCjphEaQIRIfbcWORX6P3/bQOp2pgQtN8QqmNhDm6tQ/Hpixy2GNYh+Go
unwi3JaRhMwtWmXUaEHNn5CmQKJLuVS0kXXQDUdOekYvqqsYK2AcCU+3rQmwvghPrc5uoAefnKaV
WAUiuCVcKbJcnRQuRm4QD8hLs4OnS6krkuwESy+DEbcRxPmYp0ohfEwETAe+fSar2aiezJrukm5e
R9ifCyzhq2GDifGFnbQErhGkfZhOVBzZM+Z0uUrlzbsSPjs+aHGKmh7dzgfD/is1RQCMmh5lezNr
fbk40b1+znmgDwyO0H84/xtLOhnUevXY+TU/bLK2jFB37SCvX99y/NO6VimoGQoa1Nh4nuYUzSlK
mvO3f6Js4ZbR/eVwDHBcNlXft9obeNtsUVIaqD54/GUsCqTckp/Vu0kJqspIGWgu/JmBrm98+YBQ
jxL1lypqVuPC2RuQ2Q0s2g8uMpuLCXm5FkQLPAyT1lQTw3Q8OXJ2jZHhK6oItvog0dVCYiZEkR+k
qPwbZcxhWDUdBFTWl70+87ARJ/xTNktC4iIKcCzqa+nB75XDvM4yhVzqvJQa5FEkVqrKob4nGNJZ
vxmkTcOD9FSo796/5uJABKg4N76fY8T6JHyC59tYhZYuz1co/gKCXEfZ9B4qBTWyYzHDfV8R77u8
HplZQPcMBzCfceYnhsDjZrIGBz0qhMMR1NXFESB4Qtfi7j1Dpq+WhqzKufvicZEjwYiU7PSMx92P
Ai1R2moHW5Ctn+E2ey4XiPnShukOeTeOsqpuzj3awN0kgM2ZE07t5dUCuCxREHGKJARB3dgppiQF
hsz/vWEkCvDMma0TJdLoOAQUPFc8pUbdCktpBsKCPZUy8jnSxdJr2Pm+OMHRbtlraCjYMWVbv38k
cNS0dID4oyEZ2PT6olVSOhI+mfhewqcDrOlZAQnSWv1IG19KguzlMp4r20K79rzLfT/dc7zbao/Y
G5uX8dr2p9fJezp8+xWxaR6EcuFuRmuHsnNlltCXGMNmb/5FOtwcAhVKDLKMg35qFjBykkM+iyj2
t5uNKlOy5brp1HDu8wsFT1f8vugU709pvaKzuRWFfQKpn6L4prJmSozkzSYRnTiBFBTV5DSvTZIC
x7+jSpV3WlfsZ6nuniHkEvqFXUmFUUgGD5JXPRvIu8qRF/vSEuPw9vmJuIuI15uBQQJdVyliWwTO
coMRXSDznupEn49RonulRaerz6AUSlLaxUZhkPbEMK8Vdi7fqytCG+oaXIY3Ay6XTbx9fHojp7Ut
GBtkDpQlrWXlGqK2qITJy1LafUjNsGu3K8MYHSYdO0Er2lhEVWOCNnsipy7qBpK8q42mSZvGo17+
EpaPWd38PiNsTuULJuqntkBA0i27zqbnjpX4jEDf0ejRqkPY1DZGwV9P3Z33n0rAlz3LjWC9cB+W
6+QGQPJL7HC+Mxep4aHllrcY87KxHjU7990PUkiaymmcPtY+dc7WTdxEyH2UaswmTbWieW4WKfwW
/l7F2Yy46Oosn1vIrrJj5wUgdZolUXpYqtBNoMyKyH4ZT1ZCcpxmeCI9w4j2D/c6G+xlslgWNExw
506e1IRMRPy2uQ8x4PCT9CuRikNsR6tBzfkeDANf/O6GH00BPJ3SugwOQRmqpOAACENJ3XuZD74u
hAody4E5BiVJoxa8pTkZZ4pWSbUAA1w1dWcHH7DDgD+IOowU7qMhePvvtvimbwmQXm0HMkP0l13b
Qg/nyY4ybGTd12QJ8ePF//xuGkAwUJBnQzmU+uVUYaiJffy/jBzuv6YR7ByxIgnRwBpfrxnelmuc
hC+9FXEZBDT0XNoBPLVo6S8Fg/PBNoLxUc19wPLDNIJ/acnNRZnEO/TiFfTzgVXMo3QLDKNBcYi2
yXCZNtKfYApcKODPB8d/9PTR6bfsKAQXP5vtpI6ILiIaO5gu2eqiKVztB0lYNt4NEuEYy3RM7oq2
ZP8wq/aUZXrWhc4TNl57ZEJ7fjAPkhypz2anEZLVgJSvpFdvoTasQ1Bs69/Tp6YpGDCRfDW1osxd
SwbxUKjGIk5j2tKC7kKUz1igG350dJxpN2oxq/7jiUZPFH7ynj0Mdf903N1bvk6uUiz1t26zyo0x
bExaYTy2K105ZicahJnuWKkTzUiAGByEk/SnNyn0ISHm5AwL49MJd4c0VHu28Og8pGkHjmZ5rmTs
YoxtkHscxW1nmO8hUXUI0RgfqyMulCOjxkPgvezPLsFlwNg4wT5Rpi5toQXYZIo5zLUhJHdJPSnH
O4dnl8h08N+fp0YUGD8jX65TxGiugWSMmnGvK2mqqZm64Lyr8CczPJCtWZP79at/5tmkOQA0gGsv
gVx82ilIPqi9a592hQsndrgXb1FHA6riVAwZ3lbINOrCvNVLDizuyA7VdocwxzKV+AFie/f9vPoc
ZRW1bzSWr89hWaw5G3IO3k4ZFKQxR8yjbq99dn9baWpv9fRDal0pvhA4P6KSlhIv1wpiexkQba/R
g/588h+EikgWOs5u9vLyQB2UmuftvLHU6842kmYM51NUIgub/8Xl+jP3w4SiZm5wZisF0rRSQnX5
aIbmVQfrm5d8DZbhYljG6Lk7cLdvYs7V6Lf3GP18CeP3lYBfg0xagd7ZaAX8r/HdMX0Bt31MyCE+
2YC7fdVXhYH1qDhxt3CdfGJCseKwFgtzc50r8/bQn1FT/zXko280Ktf2W9m/V6XdqcqixnvvLO06
DMNZsQx2ZVXmkbwE6l83av1chf3UsrcE01X1NepUDXGKTYyf9bxS41wdUTwxPdtX41AdsOO7LUIc
dKA91WoHNa+tTy7eN4FHcgT7BTQkq0f7gWAYEyTwcijvuhqTRgL8Amj03mWt3XQoFZ/96U4IHM8n
vG4WL9nKZtFjuYEz95BnNvvR9dK/3OFzoZoGxSDDRnqCUK+CtAzBHW/plKfBDN1EIOl1hrAm8lQr
lHIIaA4/WDuammeW/+R2bIe15QdkPG8/eDb+/5+4lxey4GjAP24EZfwtBc0A5uLscUeBy8sV83RA
tOvPLWfwg7Iy1hGLnBnxwExRs1EJZmS4hQd5jT+Y2I3wzLfO5gOQymJjRtiy66v0wY3dGW6ak6i+
jha7T1t5LxVfVqUiibzOUL648knFQQJZpPOfY1DhfTLBQBYlmY/sCJZBxJLzJTZHVj7/yCdKAVZD
1XVgj9cUyMppCAcnOWI+NsQMq/jLW8YboaVSAWRwVAGRhDVpEsJlS0b07YlNJXCuCXQ6QoBuE6lB
Go7jz13uXFrJzpYfur4YpHEDmGcvX+gF+bcrKQx2m4z90ynke8A2eEonuai9F8qHDKUAleWjjeGq
4gT8WaO2eslqYg9IvZPdPmnhZQPXOy8s8vPBrLXojy+kDORJFAOMpt+iy4SbvVjb6UX389gIvceu
sJyLeIN22EiNfBfwjC/GzBl0F+7or9ctejXKCIpiMZJ5Wd0+6yOSUXE21jQcThtjc4FiR1gBvGXg
0XWLDeb6jxWTLcUwD7qc5D0bEhd3pjaq5nbghUcGPg74LI9j0E/dJhgXfvipytRsrwSEd8Uw7mSM
+mwf7Mo6hsayJffgGH1BZ6KYvaUloLP4ZUcW7+pBV79ZnlCAyzYw+mCoZsJZfQOJBXXyVs0Ecg3e
9j2PbRpESHnu7FA5KX5+2EIoMqF9xc2m9bcOfUFgHpxUw7EDDQh8BfQUiXzCqgckg6+O3c/g4NHq
zmChJcnXY45O4WGj/oKGs1Q3uvNklBbwgWrYJJ9NlKcmS7UiARbOIeaePcHVpjRKd1umCb9EiJVg
ANhMqjzR3NVeYTdYeUiO/EEQMLV6MVqzLyjSTRdk2wiN7jVMWHYPtgL79n1fD1Iwsu4U3zmULXDe
QQosI4DEozY0RQ2oHGxq1o2OY1Iav74lhpjETUXwHCYlMq5WPfL9SffoS3xGpbr+u0vVIQ35NQfO
OhplQJvZRIag2id20VYSDsmDnq1MQ1mFBGW69NnrtfAW7/zZoIgA/oywWXN/dfiFnp+sxPw7IYDr
TmQ2hzH/PJgb0QT5oBdOvQwnao6R5kdmC2cyMEkXUlySsUeKFlYJih4hOwmxEz8WamSlN7dMVMAF
4ixBhVhqkHEO1lDH2/8y9dXZ+CvWvPIKXzofpCcDs9GRpP/6mIZuL5KWtMaq0F0tu2cl1J9sMs2t
U+ue9M4qKw3deRzPtpTvZiTXxPeGmB8mOokrkHIb+BDXORSxpPggGE+g4eoMz225FpqgTex8DdRo
u7eduJHEElj+6ww/ZkWZR9P16tUusWzi1cUQaBLKqqXmpUIqbDgF6ADXpJVDJKghqxeXnudLJytE
wFT9Y9PV2TcM3QGnpAqx6lcuFUTF2ds8dmdorb3qHxUjrbVL45GmwP0ppx1zULyRn8EFZUNXuxZ5
2tyFwfNjSy/YiGd9a2oABjDkNoXKb/11coOtScrTEqgMjgholF4xTn8kFHVqighq0/0EqpsqxLBu
UFGi0c856wZRpZoo7Q2WAooZtyqn8ClcUvRXPKaaf0YplAoGCDx1WIytNZZSv4XUT9IVF1kr8iJX
Aa0F1iR8DunxqIdypc67BlTEsNrMI6HQM2tx5V4fBXZI5ESoCinBXIrSnZBHyKX++xmJlf9DE+yT
APY7uqocQqLWQilKULgYn2sbRFWIzOBt4Kr9Z2IpTl2EXJ+P57L7D7PNLV6G1HI75qLyMQe2W7sB
hmm0hdPrGO0J8hY+wumd7R0QSnooyZiEoNdx4RIgv0OrRUqm43JuE369CGztogQosGhNj44pk1CI
edrG+MQvbxSGHRitddceUiDiNGNF28HjsMFZP3YeqtsNmvkNzF2X4ql5v7QmxvOvwD1LMMmgTwcy
GqENNH/bpC/BNcavMo3H0K2HqKWMkSPGs4a5/V99hw1gk2B4tl5zDhcWAWGv/H9es7gjY0l2qVqp
AeNHRhbpd6Ilx1zYFfpXcHW2tmJcrwmmj/DrpXKo9ZKQYYHZcAQJO7ObDEUzyFTE8s7sYqpkSrb3
vmPxRNh4knDlECy1lewa4Vqkn31gwCJCZTaQGVUXGZ4lioAg2duv766jOXZm56U6r/c29PgdUIhF
cSi+b78drwqlY0GU3v6pSPBMg1Sg6mcEqyoSGNWhFVUXIHT94MAUkUW4Ge7VCE7b52pNs4lPHPv4
ylMbEXEQNNmgKtngx6zWvP7+1nw2bw6PXyQXhnkPJJlG9oaFgzk+d7TSvfT3WawtCWeoVNLn+BiQ
WVu4ilx0P3K/AGJCLQl7BXrUB7Z4H3+yaRbgwS+KPxnlVwkb1x43LZjprHnOrroyIcASpmCtnOpQ
wjiTaHjGwUpKD+HpfcpfvlyKJ3fK02em8UiLhl0ePYtXwWrDO7KLBdYd6qr9BUjaL/k0U4I18eQ5
jy/6lJ59y77ljpDK53wZBhIZlVurUYze7zPMtKBbvhOhE/lnEQRBzi9NGBF9tcXwj/tKIs3F0AiW
+C2fmasF+EDL7yzHz5axRHhWT39/6Wq4DFKq56xhJqPJCbmYMXyBwbLlg+ytA+VFmY2FTTtxEmqS
WThW4G7I7M13cR5stmQgXH5FVUPK8vnGGWNvv22DyHx6FP9iRduKE3Y1aHDkqAzWuHmhRHOYHKR5
NZd8LGUoljYhZM7EEk221vpx7lbFqYLQoCIZY8sYs9nZz4bU/ScLqmFf3zx+T+Bx4+kVRBBOJ5AC
T+EQt96beR4y29I7dYfI16UXl2CykcGsX7ThgU/1K9iOplo5P8mYN+4HgIxMN6JFy6DIVtXp7Lli
65N7sb+7uFAKg22Zjtd1DzVyG9PlW0uI1On1MCFe2Y3mSnD4jUxiQ8tnoE7ucunyrQeOv98RGXUi
HRJCtHiBALs4v/z4FpX1oWfu7/b8PGz2o8vunEFUOpyjhprZvWQmsRgAA/9cobbt8gnhk9kkw0BY
MFbhv7EzilU9W6/8ebvaSp6oLvesYjTUysPK4cj+lRaBHomdVSU9b/5l8gkK8D5oOn1liPxf8N1e
WYX5D7NqFMZDvAAbePgyQxU4BI/cFk4fECf8KzvbJ0QpNx+o7wSiltcEGnLodZsW7eNWWT95s2rb
7n4ZJRPVQ4nLmhufeHQgxyI0KWcjTS9enLGx7OAq2uwoye3nPIPUgjtJ4kUB9hfAT3rY+ALp/4DP
K2cwV/qvhVdNCsZQFvzsBhqqddYJ6lEKt3faSBC+u682NLWPrGvdIe8eR6erZONAKBj0/gI741md
QC8DpP4p1Px7jaqFFE65Kh6ySqRNhuvo5YOr4LNzJ3KsFBcPO1AcuGXGvK/jWvxxHxySaO50ZQlF
yyUbBk7URn4q0ZlQcp45VCR+Eh/wpNs0V5DN3UybMsxfBAD6nVs4VFULhnqYasJQMxwlD6CW/BIQ
lMGMDsM6CW30V1R/Farbs2vi4VM3bQVFrqwH9S//uxi72Ml6n4UCOxqGq9bOOSDEGZj+LDNbR79p
SJWvTjEedv7NXHUiOdD0RwkYxwNsCpsOSguPQ4aw4RvaPL3AL1iSCcMxgzUYMVJfUgSPNYWqyd8I
ZszArJ5XUZGckoISdC6ddLBIH6UO51XdmHj/1rzcKTqnae1e5AfjIOrIfXmRaZ5Njo9wFyPfnOYo
eiCpUGnw1mUJ0im5vNVXUuO87LUDIaplwK+hNAZiu/AVgtGijLnXw1AEH5Kp+3HO9a7apr9gQTYZ
04oUmn5Tz4Q8TMMYRYhhyyoK91Dcp5YNJxxEdU9TvkooPYBAf9qmmlCbIOrBTU6nKo8fxPvlEG/r
CNDv4XpO7uZp+pM8b1Ey1CtvRU5CYjBOAfoOoAdZ4V80RDodEBGCem+CnqKSXl/WNd6UlOMTjTaC
3WvqL/au5NAsfgh996m0+mB6iUNs21j8a4ukioZUfnErNAimyBNEdw+IoGKRyR05xwMq6s7QIxKb
0KnnjdqJCSaiej7K3VgcQ+2LxhSBWlkiAilt8SoN1NGwSD6cfN3uZio0BgiBCAflst9zgxI0cLiZ
ZDRu/hxeaJvMaYKAkUae8mOrn1xnnI2MzNXfV+ZX//d7fI+7jqe1rx5NToN0L3ybLOx+og4H5BND
uKNGER++BF5M800kZeCIMYdxgIwSBsT3pht7TVzdnVIsG0YWO2icG+k7PqJKyh6uICU4bwo/vRuK
UlT4VieUkrp6g7m2rXtODYDHtkKq68INTo8mQxLSvuUQzVjeEdmT+1s2dcDyM59fAgZQaff1qEeC
hrwkYOSqGcHOCXUkhx+z1OreUzx2csUSkdNKYA9AKO6S2PdhOGEDcmcaL6G5rAIHCMePOVB9LQFJ
1lLCwi1fFx3no+U4IKT3TOxxT2Zv0qlhbXyYlXJbQ7vnseRDqGMzqEzcuMIfrqU1ogje7YWYA1vr
glgg6hBjyfYRFMjj/8C2KZEL7oH1/1qS/2dX5eu205GnjT+qsLH9+4Y/UDSmq1pUvcBjApyRbd3X
ntpkXu78rWtyBQaITCPv94aGpPetZnec5A5kF7cj6zsK2KySNCuUTvZ35c+JFi+t5Ls1K/Z4cBEF
IUH0olGIWo5iP7+CFTzHwGEsvIHl8qxmDAHHqdvoSu4wvYtVwUycOUjSeUDMBtreUWTLQpkDtkDk
e3+IoBqQAWYzzUvntF/kYxqZ8cAcZzIW6czoaryEzBtMKrl8T3cNnakSzMJmq6Uk90uQH6/EkHjm
FpIuFVfUtFIq6+xEYSaW7RIbVb5rOinfR4DC9KsdoWlQAK890ugVkQ3Y4gPwzLk/mJR7zm4Z6W0G
FlAgMso5ta62LJ9Hw7haUS7qROMwOdELYiMUwNtfHqyvPA82bYAmWh1CMEVZWokcEXBee1pTt+FW
/FFh6X/yrPC+7xvGa8WEemzUFR9OQOlUAj/c6pbHpCKfIQaM5Vopw/YXaaO7sZC0lsvansfXWyma
kXu9uupeOqb8bmth0RXl7o13jPIVo4eiAJpIMdNYOvEoD+d83IDtqrySs0ONBZXNRHGF+k2pm8BX
8cHCfldUYybAoq7E6RFs9qOBaW8NXf5CIwVsNsrgEN6bYdEEBM4iRhwA66b9QA62o9u3yXAFc8sI
o38CrCphZv84O/x189PA0NPwqo3OR9XD7bUqHz/e+VGDdJ5/OUVNU0eNGb3I65K+IzsnjyKSsqTT
9xG+up0mJlyF83mkhgoKEYzOej+laZmGBVLctG0Yr7fVy0j1lIRQuEPh5rPWLLpVe8hVYbWypxLh
C3t5FwQ+Q03ppCW2BuWncS/pfMcZGKY5NliG9VyYiRLsYXu8rrXu0l7GvAPGj3Z4OWKxA4yleNnP
FRZcXf3M2Xto4UsXJqe3OSZrRe2mjdebWyhA8lj680Lt4WdVSNJAw8QSzVUCRRp29IPsXTr81eH1
A38fgkwq8k/itxWIxdE3WEhgXE3xGzpJd2XdGJyQWcZqUYqX94qxzXeIigAyTSs/kmxhUkGtZBwq
RmO0LPDJoLvAK0LWVMRC5qT4fxrf9X3SUR+JZendXDCTvs05WTyaveAst4+srmf24Xin69krguTf
tOdeCgMUjZtD14q57ZV8mBRwd716IKAeC8+KLMpNPGv9mif0AGgxDLwbtQMUS9B2XpeKYKpw2g43
NUVgTYdaXsQ3+Ey1JqxgjUpcdE4sqQUM/Zs5dtLRf++1jTydCVkaKgfMeKLLwBXOTr2qigRr1IeF
j2/cegsuSzOZLsZHPie0Ays0Bsw+nhcQRDpcxDRhjCSILeg0H+mXyggLOYJ36UVH0lKEg6yCQ5xz
BQ60DcslSPf7k4KiUefjk7hBI7+IT5DddP9y4jXXC6SrfTEB9QHzANekQ1hdRY6NZspJCBXDQpdV
ZD55qFxFXVMtWOWLJimBCoZwpnkk3ZjWhqXz/w4JueLmYyNsEyVHIaJ2QP2EoifuvgVUICTimMQH
2d+Xov4+jj3hwv2iXrgRvWWiE6RM7aK2NekU8IFH+2v47JkyhOg1kJ/GHgNTofEkJ5rfEkPEkGfV
Kwkf9y90RQVRVI+9cvAjjOi3TjVLejK7Cz+E+5UloQKgE5dkMIc1w+oNmIDTyqerSq0yx+ML6ppR
j8aVyYCt8HJdk8nwOuLk3E5RQbM5Ea1rHKIqL0Ts7WVkYkwH263LyutnXlKe8bhC37jSy22Q2SbW
dIC7jyJ1mxdFs/xdqgJkV34/dthsdGi+c0+LqeDO/7hADVnctppWjQjJN+stMsZCQhewXNLJrJLH
sFrOLOTsSbD2dv5M8/Uk3/+vdOLV0H7W8lyimqJEYM3EOiOUaVTixD2/cRPbOLvPy1rOqcFcQlvl
+ak5VKXIvrx4ri1X0v8ILBzBJ74yLeEq+zDHGjG4zlJQCTiQTBFKOMJ8VMjotk/oybuKo36x3wP0
kTHixxdliZCMGsn6M0ZWYl+ct4HtTeMOmKG581Y68+8y1KeCPxd3X7FnPHRS/b1okN4/KMNY+LCa
b5R1lIm4MczR6+5tpXotn96wTMEVi6vAsdZ76674wJy5V4plCXVOoruZX2za9LYO6+kR4ZF0vwiZ
Dgcipy5G1flRzEji4z4EnHPC0cQXpnYWaNpvFVWptbGCrWC0dCMgB8BYvYQ6s9FYSazNtoiEXci8
FWLycq7hjGiBEnwbuB+tqCu2vp5tqN9WHvTeeCn2Qk/k8HIPnRunYc+nMCxYr4WYV5xJfRTBHir2
8fBKoJLl5I0NsZFbr+QsLJ4zwIIIMf/uzpP7o0YZL8YOMPXPfEWUkt3EN+p/ep5MyBIo6AH0Lnvu
AuNmae+DvM0wQjrYT2fkyAPazCyyOwj/JG99Q7eWNx42baT9HPzyYMJu7hJCKmp0la5us+WGGEUd
SABhTrYcGaDn18tm38I1giInFPATmuAJLmjEdBFygFcF+CW0WTEKbOqgdAyU+FLF5Fd2JAphsoVG
TL9p0DVL0VIo9jLCiQQd/R2Pz+K9roFDkfm7ZOkoGLoX7211+/kh+g+Bl2vLDncN8Qu7ZBf4ZH/Z
kDuIE1hmtWShMfeMX0tuDsN4mgYi2Fy2BKjepPQTL4AGiwP+ZITebdw3IBsgCyfU2oPghhO9YJG3
vhwS7GSA2kBH+nSBzHLjawIDB7GlYFsJLFxjSJ9pP9MrogAbNHchFjoe4qbkYR4kOwSuuAopQouP
pJYBE2IwVX1eQ+3vCjvT338UMDaSjowBdy3kJTzVhnkBPe+Z8eOH74b7ikWafZ7sFJTJew6DYSCq
W+yYmdJBxbdlyui0S9tMHKe8zKeS03d3k619A1ND0IEFm187uTr+ibW+WqPMshlLfzupOn6uX/fA
pSHkutDkW24cmIgMz9HUijPHGSyJ+4lA84N6+cgHzyUyB/mGmjHqTbFccf8Z1NMfmGFIWp9Dpk/8
HUOv/XFvhvT7dUpc9liz75OBNYi0ePW2ypY/DQCDUt22luBHUZmTGRlojyeM4ENqCMpH0npR9plz
wAMaZqWj4N6g7W5K6oM5B4ccdLueIVFkL7eLBntywYaPWrK8pDVzZw7t4FJ60fPYOT8JgW7oonUC
8uql5nMVxfxu/pSTdCPeONB2dWS2D0LpEUj/VIjiQqTDW5kgHrC3OVByKQRjp0yKo1V6rPqExQmG
0N3/6yJgm25cCJ9KG9FMqnnUogPTh0dXcsVEZmWFssTPjbJqvz5FgcyeIpRRzUzu39LDXm5zqwMa
28WUD7n4jwuLdKObyDTdoofta6FG4TaBd6BbzF6RkFGLqJRrK91zS/lC7nREkGobme6d9eBj/V9N
SY/UxXGUVKCrMJKcLIpGuqKAj+4dd8RjseqDzp9DOEn6o9mykERp0gMTzLejTMw853B7ZYRtS+qn
i4XFTFZhUi/FpX993bdMkEYDah9nbu8IhACu6BifALRr81ArOKpN1Oqf34pRBE2hZaU6WcF48zRf
WI5veigi+VPbj8Vl6kwcsxQvAHob22eaaPIn2wMALqfCk8Tx13K7J2houoGzQRnZuOjG8qsj7zV1
+LVjLgJ3nB3nnlBMXL8YNSggKyPoXmBFppsJ8LWvU+GeCDMduRgQC4VwXG3g0K+pm9gQAkW8Y3ew
x9dwwCb7lhq+0EhVy9nch0AN729xmqGixzeH3H9y7HewYQ3dA64nEjeIE7eTHa5uccMPpcBBIhLL
KWPzEMchxL6pcwVQBGUvC8NmigEAOu/+SK/OFryjGkYyLk5dr2a4HOGbjgdBneChSxUH+XjB3d1J
PPvCuiiEqel0I4ybADXQ4H8YZzW0UDIE5/bOmLybZ+/xyIqHgwsJePe+LYokRngstiwHUBdowyPy
pvUvhDiXPTRIMcSGO3dkXtZUyi4IORaIG/g76tC+wc6m/mtE3T3f1AWlrR9hiDwwkfuH3hu8eERd
SmSPnlzDa6xv5Eq1ESHR9qhd42UYmTaVVOxXPvEQYkGUDcoB4LUmQoj5kboe+VwM1qUsjqL7ED5m
xmZfBwFyOelB57hp/CbpsX5mHD4WC+v8fvcw2C3S/cyTHZWmDS01q0NR9iwg4haM1Gp8SJjGsyi9
c+vt0Tc01YIP3XVkPVQUYdrTi+3pxSeTAbUg+0g5ar4XVGMYXR9fd1B2jY/wNkeCahKaxYwHEttj
Qsm5r3JC74URoRhlDTmLBOcGFdMOCjlCpn8DM0FZT8EYesASNX9XEu7cHgEY8IDq8HYIjG8wyq9m
Xd5LPTO7pCW/JDY6sF6gqJfArrge3SckdlbqH0UChGApm0bEpLI9x8bYZOXCenTwv9TmMtTS7yKs
wRZeuH0a+fbiA3vak8TDx2coO9PwtCArNZ6NOA5w4bIBdUJtw6PftYxaXi1NacBamD2Hy92i4Pct
yhS9aloCxQr8fX8rqtyjS1u+shAEyr5vM9dKKXHxV2rFRexjAgCsjiNDQZay7zbKSVvmnG/d6DTz
TgpYD6r2qU4x2EgHgZSsFEp8rgIFLI9Y0nlLtTGXpQf8RW6zRKus6EravKMJR3C65Nb3djAuCZ+z
poFiRTr81D3ReswDSziFP8AnksfMbSOoLRaTN2kiyLo+Qd0hjSsJJh3zp9ugSlDPYRDXvhxFW2tE
3Nk4afK1KzYGmIa5aGEnAqVopIDuwSYybSu+ENTITRDzJkr+ts1U2eO/TxSWwaF0iC0jhj8Hb8PR
ZlwCiPqNj9mfIlBZTWh7x4cl7/AqOmfuURse5CEZHTw8uoLiSqdQFtYAGDT/BxWSlwXppWzIq7uk
IhUMkkBtJ5RxKLNI9hVl1pW9/mya3T5nssZzpWtwvR/LqaHv7RqaTlfUV5nNL5WMB5655DD1YQnJ
tk2NvkeiCO4BU6OuEriRSchHOD3Bi+2Iae7+e37brZi4V2Su71ir0iMCtpLwEmfci0r/ZEXjC74b
i6ljEzW+5zowlUT7cjQAu7bU/4BYjKH91aTR4QD0r1L0hNiXdNudKLWXeethHcL3Gxt4NnbX1f9C
9zutpZ75hAbehvkbr56wU529WQFgLgF6r7pup5+7SssDQDbOWxVAMF9j/4+KWaQiN9fYaRA+pILE
pQprxLMIT7w3H9UdHqqOFGJJEUjLX2auRcNLCGPJ7qVAKlURTn4BVmGuKfYHbGMtyJoFwdILC7Do
3bFiGhDG4tqcEVRwDTwvUef+9P3dPopjzFmodNvtWHS62/kH1o1b8YKymOixFftFBuXsDyKydO29
brHlAp3A3g5uNXAGRu9tkRILnIGik5venMR8sW/kK9+c2i+BUlBZsmnqkaXnmS2wcuGgbKKGAJir
jO/s7JOxWL2RRuZZ8ycJqFdi7mRP32iy896KDRLige7m8Z8Rj6TwGb4USXTlMtngBsLK+uYeIMEJ
6/juB37CaxHk3G/Tdx0IqklfhfOxEk6qTqHhOlQj/G7OLv1qjXAAG4cJd+iNp8NdjQnO8r5qwcKj
OsK2cK0dUSvK/kFSF0Vcj+b7UUJT0meQqq9QIUxmHPRqOAMAts20rTPxqt0PCQq+TvXzMrm0EaTJ
W49afcT/tMADCM04NTZ+rgpMYmXe1Hly3tAAHYBBnTust2K2nL5B6oiHkuCnsRC66QPcjq4LuEcv
UIWnUBpUa9Cb7u1Wxm2wcu7Mxi2JMGFtlyP/DpCjig85Pra6vaQRQ5cxckgP/MOpa4yRYjA61cr1
pHlfQ95Fv/55dDQ0cCWMX+tc7uuhWYnB06OJfPAqxm4nK6LBR2f2qVo2dfAs/bT7QlHWjepcEqXl
2qWiwWMxa+rbm0a6nH0RzxRtnn+vQ1DcDcEVhfMZQh0UA6Ou0ykUtZZ1njuQ94dJoCxziA8GGc/n
Z1ek3Veb2ZkADUYVbKDCCr9S7ZfWbzbsVYkhiaJQ+zm9Ne5ANEDwaYJdyu4T0HnYQic0rK19045Q
tyQ3e39XVlT3yXkIKcMsgWvymVevUTE9orPJl+L4ANLUxtOLOXWindSx2p2EcRduCg3akGkz+gRu
f0aUcP4WpfJ5qDP/xZwvHU52a4xsVze11RanBuHGVGKV9UBhvJjKgeS6WSVEO+VPxGiM8ul/zzly
IZ2FYGMSdB7GwdQGnrNBZHvLxDHFv5pm4KbiyAYaOzOwwTiJkz9VxSupGRhUsBYuKil0Cm4++Qww
NzEsU1SNshFNZgL02cgX1114gFVd0WY6RawEeD7lXHFwGX4VNMJIoPXD1DNgWMh1nvMd9fhtakl1
eOFGp4kNVRfQfTG5tGMUtAxLzQa0uAq74npLOaMoc9R1RYM9mr8jHpIGRuUsg7FHYOFaDJhGLFca
jVgNlO9ympWhhi3fV+DTIkqlQMpHfhQ6RssV+JtM8BI+b7OkP4tKUC9DB+Z4BI0S5iGNn9nEgGFC
c+4ZqOji0+SA+VS4uuui6KsrlHrieJ5NRZ0EV03lbZPh2IdrG56ioJCGYWkJsPVnsfU9msWyFxSa
8p5fnG/9URCmyIsv5MQlNqP5MMvTLi4OoaGXpOcD5It/9cDbiARzex6M6yodslSF5tWCvdDs82so
EPotXKh1yvEZR2Cccgf055EL2JWiTI/R1IEbAYzDz7XtCjmXhOecn2f2U9fEjCJHIfaQAr+S52yD
jUaCwGVgr79sUyUXPxe9HntukC7BachcWc6TTtkJ7ZzKvXbFGlFb9NWJ4ke95Gli3unxrc9GtXC+
Om3KAcoaeQyudtutU/L/RED13T06dEzG+N5RYWZC77HpsX+TKsMDALIrRJ51qzQVcSk7vE3e5UpI
C/J7MNEpm+Fu8EoJPmBrgwOGzHmB4j1Pb6tw/iKe6A4MBaA+8tT0sHQPLGnE8QmbarC2UKiul3pv
vHb1tI268o4zinM6TLVZf9TapNHKRBOIA+aBiIrcZANrMwJAhgb4wro2B7VHriYulnoT4ILPTtLw
ZKYOj+TZXgV8A4uw5d99OycI9EiAZ5GhrLCVvLlV7TnX+gAydpjnDapGHZRFbomDxl9QoIql2hKU
8r0msosEPtkK7Qu9uCu2f6nzxh7WNuBO9oCCVKJr9fq/8bNb2/C8fUt06kv3YWRLOcOKwiFoybsr
ogDwd65FDOg36sSczBldU5UiC7qCGt6vfWOtnWtNZphZb6mHAi1kiuakAYPW+ksXxVuUIMZu0fQX
5bAuCF+DdIZ/9pnRzDK5Vq9KzCzh4oJCO+Aze1+oP4kpuJN8SumWqtBvGUE/J5JMStNNdvqKMRiM
ozgCD+GFImcRJVJzLRsT/Os81h6hoqmHD7kCIZkgykqbuhsqy70lqhF0ABXtaDyCF+43RPOQhVoo
CJdJd7i9ib/c5oUmtv7b7TDk/QIokzmHzKkUBZf0HLOohPg5s9yrXvtWNyPld92LqN4abQiVbCbt
HRR+q33aOtgVgJK0pYTTcUZrFvpkVWCp5lyPLDSKYY/erSiy4eJMhKbMkZJNKW88oDMMpB6ng7ud
KT4Up07tOHJaHesqgwWhOM3RgGfmPbK0t+weBKiqNKsXwfM0loYQa/bDHYoTjnA+0HvkEx00FPi+
FAS9u/2ol5wFT7QGeF55WDLQk+WIGzk62AI4qMiBoPbp/PDF5gbRo4gntCa27tPR7XwcTR7X6GlP
e2t+bdq31KBQG9F53lG9c0OGBtGARBHIiBZNTlkglwlvCGa9yJvP7do1WulJN2GWG1rqzNt+pj5Z
pEFIa5GWU8733w9w9Hhz2UiprHEDb9N7I0Px1/v02/P8fqxrwqtO1BW1dxhbhOW0q8sTtpvcPX7B
h0uZMysSR0nZ1bXETxmmoU9Bg3eHMx4yiEpNh9vE2HhRPL2PO10Y7YwyNt40YuVs+WCLmSBe+398
+v/wZjQsQ1HIN0JgjaEI0VZLuvuMCo+rlfRYLuvhfoqhmYlbyVpLMxj86wm/CVJh1v6jLnDdjIOF
Yx/nsVAYrVQEhrw97GH5NKnq29nw3yx0rxhPOqcwBcFfykOrToPxKgWpuqyKlbtCeGHG8MYcXUdi
9/XdiV1lwlfis/RwyREQbB3ant5pqJgYPosCy4gCuSSB2rkRd6e2p25A3TF0o2HW3wsYGneUez7D
VOBQqfwgQ6PEBfr6bleADZqatyzRsc2kAu/AsA938xmGGD59sGdfklbYHeZcnpoozVyeUItTIdNH
wUTJn/As1IjJs1TvU/3BBDSCg7c2u8PS6LlOjl+c3fQHTua59qymUzVWvrRJ1ka1SOCp/wOZvjgC
Mln4tloa+jhRUcjrGq9UaXRnuC0rhAnL4XrkIdAtqk6u8AhDo9bBF15qDWpSnzrMms9YVvp2CxUd
ljfG5U7sM8lFRajNh2Y98U8uB/LK/N9seTUQsFh3+rdJpHdALW8G8z+uwoiVvU+vba1M7uPSq4jh
f0VyX3aiX6PL3/jwyrFco5aZP59TeY7X+FTt33AR+E6POm8L7DEOKx9wzjD7OMiCxocktM1OmBhA
oqhTQdWh4jft2hDQTpRCtVloYTX2JdB3bivBXCEd/aYlKaD1y7QplaKmg1zMhDFLMJGbxxamyUxO
CCi27BLgSTIJYCFSIRzjDPGu/Qp3JDclTurfsHtrKrEkySTQEl5CbxJRhCPInJYyilMsQ87IFlNI
IIvafVUuRDQQOwsoCEWUQUD10XrUH3UTwA34a4oI0iAIubigbtIMGsxBs6jJHUm7fKUwovDZgeat
i3YadYmEtuVMqkrdoPm6+e4HyA7XcLbXyFBwRKYfmqNvjK9KJFQjGePONCxrxDLHwb6LZUg6lDhX
decN8Elr3ECKhNNKEqjUrpOyIQ+dQFUy7NW284yTIyURRKb1L/wSL5s6GaZ13Xkd6mVkxqb/mX3O
rFMhl6jX7PmXk04cPBz+Z5SEpGSCJSnbspHNzhh1EnwL/jkdcMZ63124tvnJ1S1j6kw6dQ2KzRWM
JeFPFF+zXGP1vhfQAFFLpljT7axVrSl9pcM3x5TKjQE0wcePkJgvZElF2iZRDSmpaKUoRI5wuaOx
19O3KAQk1MaiOK9E91E3iX7pwvHpltJo6k6u14dReqXe/v2fie9rrMk9o1GPLqHsaUmWfAmaW+wR
c3wYZaE3UGe8cBoGtcMkwIWf/gxMqqXFrgIP+2dj7kcGvkvewMUa9JhvAVp5DmlaxxAHlOHe0FwZ
nt+XxfPcUfdOv+ktDbmz8iGzP1yqzWHwcoJSg3h66TBfaXp+9gsWGPkzlvb3UgprotSBd5/qKkyq
egvhhBNXsmelS4vjiQ8vB0cYE6T+1u96hr6InC07+BoHWsfUCYpP5GlqevIEdTVzHLbCQg2cY1S/
XBBzl+EM1MlFjyXE5/V2LSgkKSRhnAJl74sUdYrcpdDysv0yWrI1Fn/98DSYixkef4QCNCuc9gFp
lGq37vWkIUo1Y0ZivXP1IYYfJJhDXEaOLAG3V4r0vuaFiKgUU2Ja0imlSn4Qp/auoTxzXyJ/DKTC
0ZhV/jY6LBCN+EY6ry7XYi0LvmDgW329v6+6cnH36AAmv8pLfbiXtiSaXcTV6oI5tWumaf9o5WGg
QUprmRn99fUi+4VMmGYITIr18KmtsXV3l8XOBaoXgGZrQ5knyRz3AdTKTuUMbC/oxWn4jwXmAF4+
tbHlkii+RmQiRDLgNN2NOgn8xRzUiqGPGuG2bK+IcvyqZDy6+2qVWLQV/yCs5ONhyEjyLGg0ssvW
0yv2JtA4IG1EwDcUS2MrUE2FR6wETEWzv9+I4P/8Icp/iOLjKlp0RBF+QgvQ59DU7Rw6KPd1A8pG
Rhc5ylBGSWlqA8vDLpY/CNzjqF1h16qJFES7I++UqIsBakeS7Yow/n1RIik8WWvsmqqUgfUI5FMT
w/sLnoagbrChWiRZrGgRvmfKpavEkx0wNRBFkfUXBvReIDqfVAcG5IxQoFhXvzBm56W9Oy4MnwCa
PMVCXPzN7dLDfse/uaYcwGhzIivh3lKyPekZogCi+dAiuaJ1O6IP+L9t8y27wQCj597SdOLuw1pV
WmAPKEOpEqgn5sr8hrhr6hrPbJNsyvf2bkyTNvPbOHJcqwSgsZYQECBTywSzPwISGBBx7CzBVUJR
xtCKoq7N0Jr/l5WrkiqcflVUiyK4IHrHIqKcbQgEL7dZHGVdCQnLchG8kQv7KtGOxpWVNSt7hbMO
NxhnMDgpnt3zn4YJXjwPIMBIwKfVXSFVPpiAFaSqYqy0aGfPHD0O6YRpe60+fmSbJtWgLG3oLVhG
6M1uZqwn3O7j+dcWwpGo5pI1OQbIR+DexTEDljXAhFe28Br8mxnvF1g8c9Q9LsDHoHtOrLJSHOnq
eKwSZsIaK+np+QwbEKyTAdaLDByt9pLvaDYPv+edO28mKrVWADLMLJCQ3omGuSXf9UE7gTGskDwz
4SKRvhgzaAP1g1hHjxJtVu2RquK+5hd/twctciLawlvl5uZme7Jh1HLc0eF23h7rzVhgD6PeLhF2
+GK0KCSDdg2jOvu9hFrFr4CDxwLuDT4uqnkA/mFlRHZlFXTS42f/Z7PB7UCwXWVOQAvinZGzog++
RX+QPUMJtec6EOA3JG+uEa/li25fYGivGCexTnOfCVLHhw9t1XvPZ0E5GuCDGIMRENnKMTsPwAli
3LTOQuPGfxM4+TtiYsp9zUqL1grj1NbeNWuvX4PqxqNp+IrXYq/eNNWhUy/XUPsPHBFjsSkQu8Hn
op+e/LWG1ruMtpcy2N6I1pYqt7djl8O72U3aefQMTh++T/jdoBmKBCzyMxbgOjdChh/pVc/4UaWW
eS9DqaUPLp5rvg1xjGvX2Ge0hhBX49DuHaJcuaYXnUj3ssXfDxhXszKROefADYzUBwaBg+EA4Mej
FjXA5GkmFYzXx0NLbBoqpryCNPYiYyoaIR9hvb53wUfk1jWfsbx/gLVt9htwh1w0UOdXpVqKcEQz
pIY3oKxpPBySyxH4JBGTg8lvI6nP5l/5v+VRoLAVLyLy307iUrOAaaT4yEgMtZhwvC6G7zIjPdIg
0mSJH0HU23biM6l0JCk91XeaVQmaPRe8Xg700UwmBqN87lNVAYthxV6BlHiOl8Rxh8LxsGwMsc+G
/Tees+BNup6N52yXRKzoFFcz2ELPsF0UEVutnp60FnFlC/FtsZNpPVt5o7DafKxnhybneFaogYV/
fIqrpiVsWTBBJycEzoJ1+jBzlxJdNRNyQgFFCtb1HZGZwtz5LGqx9wbjguf9eM3+Mcsq8HvfHW2l
/CpJk0A3g28wx8X47CsicMl8naNUVqWY6xfpFwFrILqi8RU5s3sutmmGXIq88SeUsIh0ux/dQJZ1
S/Gp7z7x3/cgMkmEvmohGg8S1j8Il0PRYs0fdMiGTucw8VDt33XwoUWq7lGO1PgV0aw30cufwKU5
zaT6aLn7lk0YaBNPEXZrYdXjZ8iNp/R6KouTfUoMkSgTtyk23EqJWSYgV/UEOxVR3o/CVU+RUf3J
hHFzSyc5QFoD850X8lxvco3jXhyN7rPfPveTDv7wHPU9+wrMeSy6jpkTd28gBkq7krfh0H2DIGbg
C+zL6MldUIrDikHeLm0R3VULMqWSpFwo/RIMKxsr/afD5M22/qCURVlpnSjLola/iv9wcmoXNzPS
mZtFgjQ2BlQeKXgzAVVkUtuKn1GKaq3xsyICdyrRdPJq6XkOkru+r17XVJk8wkcjSkhUhHpQ+V6k
w0U5jm8BeTXraKjo91txYDEDdAt20kz/NYZ9+IyekPVaLPBcpxmZP190T42c7NHQiG3EQLerJvfl
pJ1cfknvgLE4EqiR670rXRVhatdE9TvACEFDSwylfM5KUOosejarIFWiRDQyFxIr5g2iVCQN950I
kKfpIo7qzLFSU08s04X0nUU+j/fdNYVEpQ/8jf+Ihc9y69oFZ8pbvwX61gCS+nDN3/LXaBWixXdL
3oyQup7+Zti4InKhkQPtyHPO85b/Rhr+00g9QlwCF/7AL8BpYLlHmH6v8yfOPEDWQBYh/p20Wzsa
r3+PoKiCtqwoBnXa6gjvVy5kRYcYzGR8rsFOB5Ud+jtt5nCrW8Opng1Zb2pFlVxQxczinHcdqyQH
YNyZX5tkH2AEYxS+DA1/gHqMQISHwH0pRHwkLtBxVu/fOfjokqYCUtqZ7VLzBgR+WH+keVOIGcA2
AzPRsIuJ6gt7euSIr/elRnA4aCyF6DsHYwOV8RR6AbESCgG9Loq+MUpL3oTwNeEaVEZPnto8gfz+
YyLxX8o0Ev1FgbYmeLEkNpwKJsn52CXFD1/QzemMoOHB3rWTdboyRpvZvR3R0eHgQbZ8O4S7Zob2
ZHjKT/nukC1ureZtnO2yJ1r+bU4kfMHv9PQn070PcMA+Usn/OdR8OvMAMQy2aJT4LB4WnTVUuPWn
MOhUyPfHt0RgN/HbFhmKNdfZO7Z3c1tBJhBDO4yfqe4Htqw6BX2DP/yf9U4+W+gpYeI740o/Phfa
8MBWSb4Ge0RwT9JbZlXMaqDulTMPeQHsTLYRNrSYZ4YFbjPDicBhi96M57E9IWsjx5K6Dt3wn+0n
QEIgml+K7BxAcBopqADvL1B0x+r2Tcz7pbwl+qTniZ04e0JpZBWuhh9b3xvB5VFqwVvUpZQit8iN
P18sUtlO4wrxMFPEU2MXWeMR2j0LWr51W1PG2WtYNcL3n8KBe6v+xzWle/A2R97XEICX7XvOECDC
iRB2SP89yASJChuAy2eg5eSXyBxLNvXw+IJNQOO6P1FDlmq1sZwR8Bzn2U2hqYmkK1zrZqQWxezo
3c6fnt+pQuBQDhjJ4CwHNEBobCBPjxKrG+xrLjQE+ZtmRpWlQBNA9E4VLRVaR2E2QzqHbj3Miz3w
knXnsptTb9woQdJqC4/DFqUfQk+5A74P4eeHrCBwNXHF27Kxd4EYv5ESbDTEpKcKphYbiZZTDUf0
B2OyJ7Y9FpobW1YPW6z3HGWS2EjHThVwxRozdTYaJHnsVYJ0Y1Usd7EVt5hfymOiYpDYemGOpkwf
+9yxcNGNG/NlRcXZttyrKkewMhrSGfZAJDVfREvVFDbiG63o7zKck+ATv9Q0k1qNeFBOYHfPzfsH
ZUkKrptg8TcDh1egfP3D/7JgCmWWQkJcXRefaKKjsOV4tGlC1rtDddsd29Awni1Abhkrj/tevkEI
iCyth2Okfku1aHRBbtSGowDUUUzUeNXWycMU3PnNTfLkzhv+IO/V/QzGPL/iF41XSJlUOUyc4Sna
YAaWLt0Oo0AfiAbfp5tlU4lVz6Cdrj3cKqd8jGO5Y8tyTTdmaVej0pkTgNAnrVdVogYYj4UR/HGv
c6lOkmZ52A1Q3cWv+BGFeCLHW9JUloeFYhquScoZa+djKMPLAF3VhsedYvYEVMB9Z3QzDHkumrLB
o6cq2riV6sCZ90PVGE231Ft2ht1wY0pqIrRXOKg5klXvg5F1ExPMlc1m+vj8IcIYcEP5L2Y8m/1o
PWO/H+f8PEhSdb7Q2ZnWZmdsi7G621KG7E3lF2K/AWwjYNDfU+PQ+MckuiaORBbW5un8HvpcXwf9
UKDfLFWf92h42tAAF/8vxI0EIs/RUiiKC9Ry2nfo3E+DBcavNsxhwMH33cGPXzp2oCmjEpc09I3/
uuDaoo3oYD9a2ZlRHGZMWrHDRyX3Rf8WEPybdnglXrei7nYc+oQY0YqioT+lHo86XzmVGSecTu9d
7ZCfBBvEGmDjNotS7+ZI2EKpDqySSzByDPWKEvyLn9v4d6WG+y8OkiXNYoUxsbtpR5gQnGMolG1+
j1Tg4i14fV5/b8MxmMh8U42m+diR4U6maU05PEJbwWn6B/ULRBUek08UMCut+MTSifPX1XuFPLbv
X3OHor07fgx1OnFYOanQvLj7eZEuWju8CNbWdR1hbt4/mUEvgpmfLIlkEbAoWL/bw1tw6XiFfcD5
3NcooVKEZI0qnuj8zkAaXaOFsq4eGlAiy62yXu5WlKg6GT6HFQxCa8pyHGGTfoSzQeTrwGHOhkzq
T+qfJ8lfl1YlFzZdYukaQ9rpdSWWZSiJQCOwFVqpKC8qL8hclweDW066fJfxU7Vo3WWCalawQZWG
6JYWRrTmx9Axf0+3NCJOTwxWC3OglsMZ+ugzDNPckWKeSQkb/6rcfleeKqA3nlRF2zuisdU1xaQk
8vG7cFpb6IiF5/8/OJD+RUAgkz+dFeTRarrQs/s+vdHeFwTO2o1OvK26EsI9aIT+7shSrQuFjnk3
Pw4v3Sc5uAViuPCx3TphK/9plTW/bXvYplKb6vfiJ6XBX9Tu8gaKi9hxyF67k+9N13L1O9yzH0pJ
xPT2c5UYCLsSjw58dlaMW4rG64sNTI3kT+3yL0n/BRXDzRKjwZ22KFKMPHxrP0SdOy0LRA199RCH
zkaXbn1CTKaugXGvO7CcivokJcdxJe53f9QJzt/MsgNjOaz1o+1agGWkX8R/1V6emNMM0qEjxFqC
IubfU7Sg2zfUelqLLqRrSJw1cyEjLRo+te84xKPk+/wxUF/Ah0qmnQiEz09tXunIPrmWes3PmzHp
B9JtGl3ybKYQqsdAJejrZUK84bpWEZlND42fqITvanR6TAtFWLGbLWXbsMZw22Y1M56Q4FGJ7mw/
/7S4amh41w3Wa6qGVL4gEG8quEs+uN1pQ2fBDDZjok2i9I44t8QidY6M4xs2GxyMfO+r0BLLZCrJ
YXpyufpbzguA8BWsL8gnC/93CeBeoK2uHjflnWvY1gnnQcOTt+dYz79pRKNPcCn/yT8uKsiAhQdc
iE3IKLG7jX8Qo+jXMYYREX6X6UzPNaGbVYmGcmlOhuHFRaGfPRdqwgz/G2nYsFrbWMMsF3RwJtyM
PrkqyB1QzbFz4bhflg80MTw364eZDlEgDUBWsvlwJCZQPJVDQ3XlehiMvmVXmd4TT8rYApYgV5rt
uIt/sYXqQFIAujGMwzcrAKrRmw3wfmIlWnhJ2NIxPiViBymjENfYGyrpm7mNR9KEAd68AjhG7YzD
XpbV2GuGxG/ee0ZNNfnPn/sGiW23zfagUF2rP4YQ3b8dw/742/vVu31/U3avHvWUjqUPIp+aguHQ
1PgIiCCATwwcUbEz5Kub6B9Ggm0Otp6op8E+kvuc3NsLAqpD/TRE8CBKjGDzEjf+kofgExizy+8Y
HX8FVjcaWqzSIJtQzZpjUFod/vmqPa1KMBCVPbBJKbc7CZ44EeFd90GdWEUEjIxZ3F0OuvRelyoN
SV1jw28ThbuBM5CSaLhZknTW++rVok48RHviaJyP/fuUVai65IcS2SgYpAAgpIqeimzSpUoUyxG3
9Tj25ijTkxSu+TnWDKX5v5vbOjXcFwzUGtxHkgIn44WnL4IF/xWPSFZgRQl8iF1OJCj/2C16ZLyW
Jg5v5O8NbyzpRmTN/PPThsfOgJFbTxyd3MpYQLbRmZkoOotL0m1kcQo/Nl+Sf86G+oxZW1FGry8n
jy+0Pt8LO2pR+yL6K6auha2RbFYYWfLW/a/hz2L0k+BHrxI7h3zTehYcOcrfIZhhT85vcnFlTCJx
FIuC6Y+jXYLYkKRrJL4CW7yfXp1ALUON9DDX0lJ8+8VslhExzNlespdGPWxfqVT5QpPSdmuYcUDO
/CEHo1dGRtp1SdsWsbDW45YhwazX7LWzuRt+shgjmBXAFDIkDRXyJbC8xEk7CfIwaQcoS4V0cLaj
qIDVsB+0vf2QHe9Tet2cVDVkJhRnAY4ijUuiHcP+RR++7N0Sgw+wWOBfKkTG7w+lTsG6ZAIe8Cx/
OwXmtl1gWfht2yDiK33++1JvBt7Ux4QUiSClL88XFG6AlApq7QpVqOKzUN0iiXqB6vOF/v7xusgb
3gfBre50pGTMCnmzZU3VE01ZrfLWr+A1RUsNmprggOMJSFPhpgi6UMa1hawx0L4YHeGwiTZ7c7qi
Pq/99GTDklSXaxyvgfXf198rqnIEuUV0Ij3cnAv8WRY6GQOJD7eh4djojybK25yBOKjYr9ddxDtg
K37xugS3yIkPWLca/koiRpMQJEgSMkcweqNpG1kmkY2R0XPUmbHZvXeSTpJIoRA7f4/WfAvUDRSG
BGxjAymFaFXHZ+rxwY0zTgD6raDNFIa06qjgOIAmzE6ROIdu337nic07MNScppEcJSHHacqCJqpL
Y3unRBxksl9l/i9TChhNOHb6OagJRoO2YaGIo3WCcW4NnrWEGXZ/90+wVkX0HiTiWjr/zv1E9taa
qku44iMLHu0jqHHffCpKTrjxSgRhaEXY3nH82EgTx2qwe+CZ8Ac0fBQXST1nDD+76brgqMa2pFwQ
rgALoU+iTnZl5dPDYEpQNULovj3JWjbPO+VHdTvZqifl1niFD+22iGrpjH6vrksVDnPd0xs41WdC
QuMtpKb9nTjXAjRhPnptRjygDeU3IEo3tQgKbboqe9pCr15WmtpL+ZZMEohjBpYiwwv+sDQZyt+u
QtH7nPZFvuc7iKnMmtNIiCi6mURyfUZ4VJG5KtfoOHgEbi9pQqCnnJWBt9ruRoLkiVbgI0SaiMTr
6Q0ipN/JcBXHXzQIGMw/pTmZ3oX543Jd5tBPdv4vlfuHgggxguevcjRWl6YhFHQVty4PVebpGk3G
yuIaTwEtkEhiRnXv3MS7ZFVi/IVZLyqCagkdr/SG2Lnllo25HaYVclaKWAXeJ0+TFS0clqFzW1It
odiNpVvjJ5kOGs9cpoXNAxFv5hADlvLYHatcP5Sc+J8v8QUI72CtVB07IRjb+VuefxpsnS3tytTE
T2mkdthZ34ziapOdSnR/uGYHEj2NpEB0taa8ZnbBdraOuhqGH6j8S24JIQlmdsZ0bXA/yMr6Rncl
n1JG+kFJrDDo5iRHKD49TprX4VgBFBmlYjplLDZCJkC77DrXGEFAzPE/A6F4wakSYxCQsEnDYBoa
rRybUKFyXnP42tWGjvG2bMDkMFdAQkU6yewy5W0D4gxSK08qWisDEsn6QEa9DLb57MhhM/2UrCCr
HuZiTaMnu5ebhTrwG+WGOgeIOrLTbkrC9nsy2COjRi/yU7mPs50KkMsrTHylu59iti0frEdv59Y3
eU+adVpigLtZnDhcz6if2GQFlIKsmXp7qahdpY0QyvOXtB4Gr03qVt9GzERwoTlb/Gg2OUj3magj
kM+bpsp/nFqM8zf4sIImB0hZxqQ1MWNSr+D3EXk1S52OOG5LAOfJSF7fctqy0ypwGpinP2J6wDm+
rTYXrnAQfD6aIY7RN7JZxm+eZ3GgV2OoXupBqMwyNGO3GKRP8OtdnOt+n+x7VZyzK4YgtUFlcCT2
E6tUtiZbXWQljZYyanq2/uI3ZykDJQJWge8RsHuIvh6K1/0S24NRgqkXZBkxtDmncvlhijrYT7Hw
qmonN2xktiXxyIpv3eTcu8Nal8AjieBYhLzu0rcaPSO1YdKXCpOfZWksSx0cy8ypIrwyeCzuDSKX
wG8KpeKocbDsA5loI+quboD4RXJ5WAdLf1fTDAhFUYZOm0MJe4+rKgxr0m5Cl9L9L3vVbOviSVxm
aT47XZ1tHWBslDaRyyKyYdfRwZoYzVp8MdRMJbSJlzPhvTJ4/9woiSXQfxzcSHKdpse3kmEVxq8B
CBHLDx5+A8gyP5n425MIhS2nxxgfIOxlkMtVZwINwbXy40XclwZzB2IQbg3V4KIHaCg1xoWVlyp9
jmK9jvLo+F8Kam2P+0uaZxXQYvMy9eN4O44DaqpexYKfJFHkIBQ9GGSH0M+zpizXUVpvU1cXZTEh
8B7REtOVXXuy3AU89/g5qFD/Ye+vacfr4JSneq0zmBug9QcK1pp59szRyl77spLqnZVaNxaFHaqe
KXRIZwGq0vCCU8Jy2gwqgeFfHzu1UFaK+No94RP2O2jM27LPFJIOTk/xTVUe5ftF3cHNHsEH/Bb9
UgTAkjPK1vrU2poL7lBkMeoQiO9vLXn2Hp2OpakBJ/5tJO5o1Of+8ZsU5wtJWNqDKGdfvJv58A+E
XsgXI9ydd1zR23ALVjq4PeTkVD9KzmkTdRDXqREhlIeh2snY8TC+94NCeNfmQmBCj/VRSkIEtdoP
ER91uQiqtk5TOzSTWtKdpz+tHWqxYml+z/0B0tJS+d+j49lAnTtXTKxZNv6VlNBJMi9gQHuEGI1l
fYaz3NhWGlB4/rkUgKt61IB4UVjlf8ATs1xQ9X1jQV7YgdUU5nzykH9+CR60EE1WM4e/j0HHvWE/
RKzESvAy4xd/mq+8cYf1iRq/MejpxWll9cBUFZkHAGmL+qk0Aixrkm4unkF6EgAokT7XKJ16OEEx
2ZoyN3Db6vtG25Gozf/VhNShMkks72avGyPIwqj6X2YkjaD0sgU0WPUzlVv0di359reH+7XEoCSt
C4NbNMkBKihlOnHxDLwjach/H5CxgqfB8kxbHKKO+20jV9SFkECEm43SgF/TRuLnOFl7hnYJoEHC
+EORw+WCQOZlDvkIGHU7meIbFwuBsrU4j4hUvj/Ehf68zEoDG4f1TIGmG1o3sMCSeamey2Vs04b+
WB+SWLNGFDxYQzrDCisy2mF0ZpnovmoYcCyL70fd2hb7cll1M4F4T5h1zzSdz4ElYZ4fdjnIqk4g
k2V/W+4t4aPlKb7uupLYmtec5lU7gSi5nns9tAdAWt4q4FOSVwK/qdxMLo1+qIknhw4Z5k560fDo
K3N7ywjxukuQuC2D3EruMsM5aSTXQ3rydK7kYq8OG47bz+kPxuxvksUbCTmlemDHaU5TDa5Hz/97
+4JNMA856QdmBykLU9LrH72xvZkoxm7KZTQnlE4vg3IezoZD5louahaMNH5WZKRpReoS4IEW3B3x
Q7yZycXzzS8VcWE3rKXJIdUImGCFp0MACPSSbBgTMr1VKiEKJ9nlhaPYNhT+v2M3DkjJV4o1NJ7J
Df1SOiB5Dh6F1y7XXMC91cYMrlGJWknC+qzQX5AxDbLbmWMHnMLGg+8AcIhxrdYmoHMS+ypY5/yB
BoKDc1o5C4b/B3BmTVg29xHM8rdXBZ4346Mn0flcs255KG3uYHkihMV5cyguu377eVGIQ5fXP7I8
4BpJlhwV4usI2eLpaUaOYvzdtheZFd0OzlNx52vhAZuHm+sZ0Zyxie9ptENZbYUmHwvxBHt3gnJV
baB0evJXPxzQE0NMsBjxfRm7yqDJg9fpOoncjqOoZSP4pzlF6JiIlfz/iK33CsQp5nhwKUim2pub
SH5NzPztWDnuec8Jg9SQOR6P1fnBkqCIR3ja2iuDbGrC36U5wMfQjr9HkpmPpK3V0eNYfK73+GQO
Xtg4OjAwCCy4TUu+RIY3Is9PgpUgmonObUV9MXEILuOiR9CgNJh/mSmLb8hNo6/X4LOv0uC6kiVX
e1cBZHfb7g65rxu/poipz8y0BqVC7O7LF2kFhsAdBltdlrAYlGnNCyUGjRR1/iRMGPX7kt1ZO+MJ
VHrgnuWkA6C7X9MLJR88Xc4BKTJexPxryD+TZZU1KTfghOWlbB79rx9ho1BVbi8dNX+c/n+3G/Oh
sXYDNmV0F82Wz30gzmXBYCrlhQuH68gbFBLAOLMEQFqpwWU1u3ndamI3sBA8H8ueHUKzRIkCFP3p
spe1hv7lwkhXN48DOAaqVFxNX9cZqd+rZahoGW2TppEnnejOnEaLGE+ea8LPW0i8NVSaynXePUmo
bxP2i3bSMXGNIFCbLu+h7j+/NJw6G4zHpfnmgyEuRvckF91REmzdpzLAYSBs8sQQNiSvXpH4Kmsx
2oxlEnKowwNp6xOeThXP6xL4nr2vkFi5SnuIJfk+M6YnlCGUPlvEVfM8ap6sKJw47sxDdCo3G9OI
kgW5I+nwyQfY84n0J319v3Dng4zhFDkDoHszDCUf59sTOjKS0htVwtvEPbX9p5ZcBOXY/1meCQa/
5d4/tAjCHd5UrBTxlim4+O2gsjl7fzQz5xxqFV3hIO3BwR84JUPsg6tAfE/6DCnIIrRCqihKbAx+
8r6QwobfZAFAFgXOh94nUeBRSmbKS9zeHEZv+szCkXTsnhx7yKrWNPZzkLUqJlaq/nBirm3TCjb3
8A1HDOzW6M/p8KnVzTQ1Ue+HfjMKesC+8eFotOlVA0LguoONdzCLTpR/ZCfHvL53uvbNsS0BAdUX
llPFDGybIUHFPQ6YXCwJXOstoOFr1dNr4DHiBtKVhOzixec6JvMGH44PTCRUEs7wdrSFLfZ88vl4
DxB4gp38LzWqqKWIp3lsFtyVLMQGrOG7itqk7kr5hizgeicnMugXyvUw800IJzAivrlCA6dpw0Mh
bLYv/AJRlHyCmGaIy04q1qN6qDEhl3GvGaib1zjFX9sU/RHBREx3qXUnhVOg8AvL4B8qGLW7O1zq
Hil//BP0YI7t2nEwr5F9b93pFj+AQU55pu0S4/WTCrDw381EJAHQ7GmMkFLr/wIZjhWY1rPgy0q2
CODbOGGkUmG6ETtIO291cTmZLZs7hlnndyZ/mGln2GNYsUNgZaYN4sKdtdSmxaHGI/c8WeGQOiqx
wcXArt0i3uh9t8kMga2eOCChwfQoib+IJWsXeZoSDSULKNWOQ4XCzz3ZE/i1ofa6W6fRDfTqTwkc
HmUzlNBlzIlNBukf8tgHNL3VbIPkn64Vj7ywWY7hukiPodZnB3KtUXEQnzsMGq6lNB/7Y5HJEGiT
uqBPKhNMF3iN+QW+OgB14E+bcoCYDwVWC4ccgfzrDNPmxuuwnIfwD5PNkZxM+WOTJp5VbL5fLXNH
m9dcDIdLkllMR2/ZC9xUFMkZ5QdazM9kAUskGqhVo/HATo+12vkHD+u13+Gf78EQHwLa9Fjprj0T
QQPchmQ2E4js1nVIkdY3wQ146LKoGcYbAwesDi7qKXPkpjoJTaNMP5laaUnZMfZlXSQAqMywsFnp
OG3MDEJv0dFkpc38CObVwbmKQgjTEyyIDpsFnFs4nb/eBDrLgzlMdb/G2sbxefHRfdtdR9BeJ67D
DOHiSrXoBYQc9G99d/tpjGDwfUxHSjjMSvQzSkbgYdROzIoi+S/86gOPV7cIeCx8zFw3NC3lC5KK
RxeSxhDZtap+qEDBct33nFKoGlsVwinWIN9N24p5PxOXI45kJvdHwHw0RtwYdyt3IGUk9aTq7C8N
FrqcefA4yUpSOcnCVkNg3WgfDXPlBRQjU86q6LDfip1gXPVPX/JgCJI1MgwQwGOO5VbVFYVKqmAC
Lt20nWvlYQJLaMaKdw0tK2qP8GE7AkHQX/HbkJbj0HRemtCivYmaDE3GAVUcMHVz7Vvws+WKd5i6
kRaXnEtousCQGflN+gcstUPcn6+/yJ4vtgx9RjCNh2hHlxEFvl8vU8pmR3Nqf5UQ19hglTI9eS5W
DWG85b+B+ODQkAnzac09SppmXXWtIw0vfRGPsAYDgATwxZ+imX7RHd7MdAMRgeTMwJ1SjOrvSMPC
OLQmeYVi7q2OB0QMU0J9ETKbVhWcyXN5OWBvIaOSyXosxAp/RS1/Gh32qiD9XXuttFdezCbVxWYu
H3DHeKuhHQoiZtomZHLNUBu/DjpZH9nbAku2u6rYBE10kfclrBOmI7R2c/Wul1xbcu6DRLUF1sFH
KdR6yNFYqoXkp0yzu0bmak1gU7DaU+mxz0RXAOriWxxAxGGaw5QudEIRjFv9wgx6VuciZVXiMlWg
ISmfnyN2JDl1JK7Jmb8/7RxWezqSkz8/1eMiN0gj5P9N7iHnTvvPCBbljDRxUOqrU1ecfvqne37G
I9N2/B73c6lIQdp2hSVt6Kc5ganLo+51UBZLzBTw2SYt7mcd+Fa54OhkDtkujGiWQs4Ndy2T/0Xw
H03ELIPl9aEjYqcvWWir2GTlRourdrrXjg/7DIvY6OgTnJ7z5hNaP136gtRjsv6cl4ab1k8giiPJ
ixvKcHVQZ3xblnGR/zg/D71CfT//WHuPfwnTH2+HZHGG0bga+IA7CPSe/ibt366ZzItxtePackj4
QW0slhuWNZJL7WpFu1jqJXXGWG/EGnYKqNkBmPgIWHhykfOurH2Ygm43XsKCHj2nbyjilNuUVL+a
OkpbBSUUZRNS94JcpTZETTKEQDU2aw38l9H7wTUAjhIRUCnCtAWq3gsP9M1f8KJ9zZkQ1x98eQny
1tjYCEkqLn8TmuhHhlaGutfRD9hxGVs5Y/Z5lqJ6eEuSZQXyJ9lMjleCtQbuHBEjsT3zyUvn4iLG
okmoTpWS+m1Rpf6Pr5/X+H6bU4Y3/uM1tM+lY8eNbweKrez0YZlKqLqkG0ECOTUYQEVJ0gQswwBq
tN7mosb2RoTtWm3VRMfC0ZNZlPTPuptk/ODUHU7imGrVJ5mBxZBau5RCDb4nZvnwx9HN77BwEDE5
mt3FZ0HaW2uEhtOgAZImyOj5d43AB7+lkI9S+/Z21qZUJXxjm/TWIAfbF8jHYVh4ebpBBK/B6iTB
c3RwYjcBTM/Qi5YMJOpS3AgQzh48rvJqBYtK6dx2wwmbyeKHxiyfPgOUzjU1sxYzGS5+9q3aTHzI
U648AO5eEkxNM+8Gv+cCjwTOpm5VHT/sJ4TDUdnpVTeT2x2gqIe4UmYM5mKtbBzCapRmwpJRywJJ
YGXghuenbzPJj1Rw1zpkgHMkZqdLWOlOVTkzRCAsiDyi4Ynk8UK6kOhLGikY+XDWf0gJTBGPG2Hd
/uqHaGd+oTsqu/e+/D6EGiHqP3czTBRjKSDzeOyCdpzFN2ijEDM7wOsG4V6eMOHGr5D0tsrrGM05
0ASwYKj2yh10OV5dePsfMZxcrnNjy6wKmJBcTDqelzZu4pcYd4ucpbcaI+GF4hgsF4rhr0+XFRGo
xLFvV0yCCQEAbi4KSnLkBUzt3AxtawcN4lBaQ5tvWPVVbvSBUF+tS4q3xNBFk+HqmKmOgbH5BqZ8
douCbz+21RS27iwtWeIJEfF+nrsaPFHFZ2WQvXCjQLgyDrdV4flCygr22HOuWxOcIcc3vEhN8aEm
JBexfGaxa0Qq5IRFPPFjgXkDvSpYnZV3dpaWnVojD7BmuB4ZZCuFqqan7cVKqch9Y+ZMV/7/C4Tk
o8cetEzhKeDosP7cBqr1XOEC178Yr3y06OGRpFtK3gpZ/Q6X4bWJLvGZeeRBMXD7+XvwaT/1i0Hx
x8QHrsNB6qa4XygZeI7Z/Incnyc4TwQz7SslcRGwu2cl84CVKvtlWQQ1Qm8c5YZ+zsdnyc8KVub8
K+mMzEQ+7b4HxGP8w9Fwl4e2/Vg01KGpPg7uSyV3e4IXgPU1ZdRhvm0XcmybTB2a18LxGrFK63wl
/zpgtfVLxFfzva8jEc41Whz0gCB7RZvDxfctAPPFIQlFPNSLrRhTfRvi2K4g0tIj68znf7pUfD80
MWyOqkub7zPKZ978sdbX8c3djv+KRgS/OEWgqdgH7w8QloIMesAcULi/YxnP+jswcWfvK8PsVuqc
mpmSJf0mm4IRFc8UUWzvFPqnzIQLtWk/UOyQ0rZqv3c1KHSemfsSfPHmAeN0iy4PNMowEy+W7yO8
cdyrnv4KYwLtM07oayxmGP88yZOgHmlwcnicnTxkb5bmjNYdPOL1AjmZxeHJNvxmfUmkQwOqG0La
W1G4YFS5dHu7RhFyR/pIK4Ss3bd8EyDr9d3SyAXRua2c3//VvJ/Syu0qqB0hl6ykNXx/B0Keyar1
EYt2tPahjLEZFsBSdCEBomdoLm9wWQ/UFqjB7ZPT2n0zuB7yEEorftNODYnsKnECb7LZOO0aGTWq
YP0+gcZLgeGulmencUE+QbQ7I3BPUKjgyRVL16MHkw0Xe3ohnwlbhoQPT4PCE4Iuly/tkpjFwh6d
G4W3T4BdQBXxl2e/RZAzF4be+RBiqwaUsydj7QYtUCRifberUwRRodVv7jAkJ3R1roNFFrAjD9Lg
MMf38l0RGrciRPVliuRMfBLHcG4ReHy3YRJv8o4Bs4u+N9+buVoA2ULZ2HH0rDLj58pdPHABNTnL
PT/5nOmh69OvyZdDIKyF8ZFt5VVzDeKeqsI61vMKNW25Y2ggWs1paLhRAKEElTlTy2C61UOBdTns
9EqxLjpra4Kkm71FsF7MUhgx4LUfZcqkObw9JxY9WxCAb42b77ksY1v9ifY/Q3pSVcwd2QvseRTW
/y+3zdnCyZEe6C3CrvE/encLiSeT58L4gKK6V84IPq3hAiaWJBss1Pe8Tjf7VNmvaO7Nrb/DptPh
99NHqDxs5mVPqVpZezCfZzjm9T92P/GDP15qJA85n7LvaPZ0I7IY5IM3ZVtHeD17NoJAwjKDoX29
sTAocpcgLeWu06noD8gvVPBZp76ZcDjxM2UpDLlfe59FcZPofr8QCXhZYSB6uol6XXPno8XLYMoa
p7YJ00p0+Fi85mXJG9H0RLG9fiDSpLNKTXvHBC3f/NOEryvoOKvKkCD5nk9Bh6Q1GC7HYhUlQrSJ
tyG7WP5hXJ6B/yi9b++DwzndOK05asYZ5AYKFQzV4C6zJd5h1xXMIXppbU8ed3mFog0vjSVLzskg
rnk12pWAuTuNJtRMDoURzQsUPEM2oQOTwPg8RzrSTkSIogjv0iTvistqUiTWcdBmY1K4aBWaswu/
6sei6fEAU5+2aDVlXV9/T3+Nq9ZYvRXz1/FLRwEgO2bS7SYSNQiX7ypGxTJz5fhYMsxswUAMv4ZI
ZM8a/Qzh+CDiTfgzYld61VnQhbsGuNeTVMaSejXmH3/bEzA/6R655C2wZyjQs6KkH56BngvJBg0r
MFcgQleTOFlIdJfF/bBJL3HDJ6HeqwuqttiNe7xdu+X4LahpZlxpaSxoOtN9Bxdzyw+zl3bNp55b
F58jF62owEcDmMV9lUeyC8YGIsWj7SqRfng/prkjfL4ARo8y1/rxdzENBVt2mChdTwh5aj5r1lUK
e/tVAuWZgvC7u7YXlSypTgqnWjHohhzzDnPcP79isVlLZAJzeWdWCfe5Yw8LmbXeuA1yWMCkKODT
slMOINQUnmYbUm87ec3DVbSeztiGeThK4/ALRHoZ3SwpLMHZZIyU30BY9HWbXyxnyIViEl3RJO/Z
bS2BW71ycVC6G27btaKrS2dKSIzwwdbwIhifbgtB1BJso73aDBgOJg8k2yl5BnIL8opPx+OfBVOC
UamuC8bSiItkYQdeyeMZ4DMAIFAuaZVLI8D+yO7hCSgEQgCEVKKSB5DTtdcgWn07hdcprthhxnBr
UGpE/g/WsHPHmZ3HULWoJ45Vt+5Y8n+kDuaRWPIO8kafntr+gPvKtPIVYMXD7KdgH3erFNDh4GW+
8rQZnYD6ZPIvcyVANlrlOCzVnx4n3hB8qvH4Bqu5flvVVSGUybWbpeP7/px3uaIyz16+/99nnIAD
nAyWjku59iEvU2JLg5fOpQR8+XY492bC/I5NnjfR+NYdWDZ07c8aFuwQZz1Zes16/9HjQyrFxMqf
ni2fTIbJo/T5Eck4Vjj2xPoBRH7rG9ijvLBzjL9kiK03ypf8Nx8Ew7Y91pyxLW/dsYD7WjieVQEj
k9v2AwoxFusqyAnoGubA4ha1aCGzmf9fCINMOR8MhyeMvDDrN2jm5XCQnWlIQlmAmGGlgukbKvfW
fYnx306vBNNzpKYmOgp0rPY47pwsajmAYqKdB4ncl/W1SmKRm+r8oMK7pmiBXmQy1FldcLhTTR1L
ueDmqwexaPtuNh6v4rDNUwa1JCw6P29bVVCdNNxIS9UqM8sDYIb1i/8Bc0yNm/4IDUDZSj6KqJ5K
blUMoIyGIfUXRuQfjwUXUVW1fgTZGYehLPdYiBGlpS8wdZfjgDQcNCszeURcsoyjRJHGWGewsUm4
65P8q1N//8xGpN2m8yfQD/qDkbkqKrekbnv90vrUTGhhvuY7ScA1Ny3hNDcH57msncno0KK2p+Sh
WFgKAgo7IwyI66bIGoRf6tuSY0Xe9o9xntLjAgOibFMkOk+nlg46pp3Kut3Y54iUkWdRKxZaQHxx
k9piW8r1/JxVEX5JxbjJOYzLt+a21rZk1tGc13Mk6K1/jHr7Ph/6zritw6h9vq/qOV7UIoL85vyq
sZ5gTWSg+nFYJ6o5e0ul/jXKi4IWj9HKMlmcbdihz8HkE5Cr5UICMvnoaoRqtEiTVeZPNAViN3Hd
SQubVZxN49CSc2TrIylBfk7XAsUdegB9vkrONJHUpTPTqcAM/N1opUbSByeDjpWvw1oiaBvipll5
FBSd7LlWiUYADgdu3sdemezr/vaPDapz9IDqhX+40QJZP5oBFHJOf+LFmw45gEshTA44qVHMgIKj
O8RI59lqmw3Az7CZcC182Kb3KcGDopSB+R9O9BJqWy32D/Qmal3VaVW+1YMLSwyilxdv/ofOEUPO
nYkCKD4iLwKxpwPPy15yvoIZm19xA6BovrVFNHbHzCmBNxFrSuwUuIlBkpXryL1pPdLgiViCWi0d
oH2mn6ET4TWoyN3t2SKwxSgUw8w7Kn5MvbaKQIprwFtMOMmPiVGJg1i+1jZ32Gj9s5z1PqIKfd+a
D7Uk4iZnT8CQwB4MRuieTQi0eEoHR+K6LGDh4xTuhE19qctAB2NKIhMYNiaMcAtH8rBjugnhMY6n
GzJw+WIVEzy5t9MrE8mRP6npGiPXSLRTP/Wkz/7nUFyKvtX9xh7rxKIbQWHP1GArnFQBO2zWJPvv
GxRAkr/MOnfkHOLf1aj4UJu2VydTMBrKit9xMM45uIS2NjgqQQOA37MirdpAWKJtoy8vphlD1LJx
Na0/aDiyz0eZhd/+6DcgDQB2SdeelNMvJJclbFm5rqJT6TXV54xU4JPj6NRwkQecBfFxbti39a7G
bM/qkhr8Z9OxoQR2ntpuB8oLTyVkyVGXrCXw6tgXtE72RjZIZ5bsOswYe+/8YYeFMrwKM1iA5XmY
iHcWd6YV0VRlHhiueu/x6984USfE+XDMrUqc7NBxM2+jIhLTYGPdlDNcl+37HeIavEwnBxeGva3G
nZPAaObqRlwM5qFkBN/fVEd3Tvex5CBtEwTzmBLIto+GkywvTeFP9V/GabR7zvLnDQ/sE2FmLOGr
z3s0k32TLXZJ1gncyxReLcOoWn2tJM+R3wyk3PYoLZmlTcOX5XfBl0sThQpljUKnsCL/OMcDIwR7
L8FOBFTQudeERiC3sXV9n0A7A2fUNkL/M40KGCwWk57XgnXfcCzt4BQkbB2g9mxB40QWSKzQsOi/
+lJKsq0XgexJgECek4BAQMlJ+vYuX3UAQY7PiiipXIuCCMG/jlaDHyUqE9/32C10UMzUszDhJLIW
EJVTnEyEZmslX3dosNxsuZvCoyQFF4wu8j0OFqDTspt+LtBpOuHSqkpkmQ0kcLsWjBFIJlCTDBOA
YytfHymf4HzFdn5LkhQkL8egPMPM2nT7fd7EHLTnIkZOcHzZdol75jRJ37MOji2wXF4b9I7tFmAe
ncnFpc4KNlxWG/7zOxR+CzdJXouqrxRXapuVQCkC4LnPhHfYI6PTkB+eZ8VIv2GS62ilA0zDSDbR
B8OxAdVhBl1aeZTXzoOe20MpiQ1CYCjbPScnV02GETE8YYpIQFvZaQc5Mjiog6IDU0afEJdtqnzh
Ne1/G841P3hwyNYRnBvmzVA494un4enl19YEuUyuCerXdK8RTiVbZzjamy66l46GNhSrvKVxRjyi
v3swkPIEYqNa3s7r58jGS8PJ7QemzPhabClXKzgzbYk7HyZBsNSn5Cytnpp/ybX/0h/Y/9PBQSkk
/r899grZYBchfSiyRrrlizF7NucfsBw/bno9h1oeAfCWAJrZVJLvWqwK8mHGTThGmMK/s2NEzbm/
5blMDeW6PqhduZ6GpKwn+Af/AO2Mee1Wwg1+DxqUxdcWUKy5AeFmkfbBUi+sT/vQ8h9nUI3R1DI0
LMr6BWUts+2lE91ZjMS9OH27Pblf94smVAMSlSYb8FGUVLUtO3GKpBtrT/x/vUBbXjDUB5P1I78N
F4jqhiHe7SznuffHQM2DpDWHt2m/HNVafi+hM5GmPYt3HqElEbUvP+uSJ/atHcIAnl7ZcUxOV0cp
lkAGAJa+Y2kfrGf8TGiaujWyFMkz+/ZynbK1kHEKZL/3txpaN5Rdvrjx4s770hyXIRQ6Rp+lj3xK
ieRalfUCZFjg31TdC/tn1MsnXsrtSzgD8/bpuMkbZ6D7Nmw+E5u+vxHnfObNS8ID6wdpTbj5CC+Y
MJDqWJ9Sh5c4Xken1JwSVZLEaLFvk1jJgrmCMYZUxUkd940s1SGi1XNRHzRWmEImkw/YTCEoNKis
K4c0qvC6s2BYo0DG+8fb7qcl24mg/ucPlK58fo+XtbqFw3ahJaNWAv3E+MKwFUm7YaZvU3YcPazo
H/2NDoqA0iR4u+zezLTlSZHmxU84SdvlQiCmI37KgQGZd11CX6RjMl7G6lZJ4xkCybdt6ciDY47X
2qL4BUOA1Cm3VSckntrBDty/FrHccgzwx+zDtLIn6wnEH8TWJfOokShwGylxzuRa95IHnIRc/VCc
cjYL0Pt9MvwAskXEYs2PwXtxsKqbS8jpifLbjhDmEZ1SrisqiGuGRPJs8TB03IhTDaQPPDsMJ9bM
XnHlHzqP94GwMfHXqSKZA6luL8/+QP3SMKBpCfhwRdL2+AMT9lem2xim4bX99ZaiJqDM3mLyQQtz
HudBeb9biVpbW0NaviwVIq/apjBVoDwZWtlRdH5GYlgSaU4S4mj8yN5D3OdaP3dXnff9TbNKYr5A
RL2hlIk1FTu3Ec/mq8YUCRo1msbIlue1Je+oiqAwxXpgpr6AlV6RAS1pLmbuRGtOWxK8s3HBWOvA
tBlJG9LXov9pNAwvpYMibynewT1Si593hpOBDJbisazs5BDMLzUgO7N6jF5Y34u2wlJeSX05jdaW
R7wQzTvdfCcEtS7XnSxuStIceGeRdTIkH+n2XiyLFKegxDx9CFqicSU6RZUXlji5tj93v4cqR4/q
yk6Jm4ngMGrQA1GrGw7GFDlrKzNdHsIQgICqasmQY3KSiwZcsG/nKVzx7HONtO+KcdkNMA2e730K
FPUROZiJz6pH7YcPJTp7/JpjO0nAkN9PvhjtUpLWOo/R+t6pzxg6JzFNF5a4HAqa/dFMz8DBYwFR
6tw689lsuwhWhCeyrqgFCdFqM1sIUBHG+3Q6V4/n+66/9Fk5oxoe7CKcm4qwP/r/thMdEK6bvQWc
lSQ1p8zuFBvdqf3W1DoYhiiaPlmSjYJmwpKqNofZplse4qlJ5zHHtHaUumCQVE7l+zC7KfyFy0dM
UJWxA7SuZmt16Lv9z8URwSVvW9TE8Gp5nzRKMgUqwybYcJB68FHEvtz3okpYPNXXshHnmGFSTR6g
xYboPDC9bv9d7wNdVt4tH9uBXGHmpbYojOiEJ94r9g8cYjApyIafPyPWOrsn1luURPKCrCpyfJcV
Be0KlbMsbUAo9adcC1iFtxSejfyrIJFkiDoWgXqo6QqO6qA0DF7anUcI6ryMnKIDBybsNQ/t+u6W
eajIiOlN7GgjQRBbb+FTask2HkUFxzDWiy/fVs7xkQKMf75QuyUJ+erhFKtMz2DbljYh2N5crjQc
FkE2LY2JDPkt1ITL5TcokasSKKtulxP07frqcYCYwqOqNJWv+CBzSliajnmM97MxKXKv78Za1W0R
+eUsw9IHqbHuE86MwINqWsYBSy6SyZRt10YuBQY+7Yz7sSChK5V8Yl0WqF5t1xk947Gt2GZRZxUN
FNFqCTJFfet0K2Y9T3oEKMZ1s4bqS0PoNEjDa+N7P5ywN1fUtWKUb6SctbhKGUZXhYmJQV7CAPs8
xaLpkJ/V/27khYJHXn8pBoe3zvjTSgf2E7QEYwaIQ4NeYq6TTdUNxhOQHO/5eqohLEBsDuvti82w
Pgp5VygQHaqe+QapuBEflgVdkvpRGAtChYzN+78CHooKDd7wX0APKLiMHccsxmuHgFbovKDdhRP0
y08l6327vEguhZ8hUxosigrezRg59UmnjnVzCBcxx7gK5XDXfM1DBjz1qRCD1ju5vhH1kwJ+lUi5
aQr9B0mVDQnf/LfV+t15PDEE5m7mvuwTyB7LueiXl/sa4VnWQNQmETjNSLiujI5aDX+EUyZ+3fYA
ahyylQ3mnIXHIG2WlG77JkuESq+sDoFUMk0OxDDTBY56YNfZMmKkOwk7ygiqTtnOUnvVXWdSdBBm
Xe3p6IZxkrf0fuYxNvlT8vKBKF+SQhuv3H8Hq+8BFdbNAXWAbtw/vtkAPHEBd65ikJtpl3aSuZsj
I4fwEN60Ekg0SiYZ76sUsoRFUPmFYa6jngkBg3tj/bsWnkJi1guV/xthpjKb301xn+SVzTj270EV
QMVEu7o368TsMYEN2wdYtcRFXi7sXDIlEh4kYlEWbjfdkdmaRYpoe3Hsipbt501DHQCv1n9GUuka
tBgMrO7NY4P70djzT29ya6JmwBCXuMMjsKqQCrPAGUABciIOQQoUlSVleMXspzfr9NG4zzhsCy4d
rDSb0eMH8LVaK2MV2DbhMSRUDKstmD3BIZ+9f5w70a4GAa2CJMeT/e6Qv7LLCDWlCHY16H2oOugZ
vJY0EJn3Pt26Py8Gfru4/KNLwN2xBDaBvddawkVwlV+myjcKOpMyhmbTgu8geC1UCdyy9lYuCHVB
p0KxYEwZ67EAk0w8yOGPRU6LSWXAStXxj14Fzx6WcQr6Q9l/+6nFIwA7nLV+x5Wcm8+LVvGL9FWz
Wju61DzBIUOKKEbFyOdptzgIi3q1ayGTt43gSaRC1F8NA/2vq8GXxNVmiBU6gR8VsJxVsLKCt409
ncaTptnFYWbfyDUtNUeA4SoBOW/0ZdWh35zmzu8nkgG42kGgCBHiOhkADlqeBN6OOwl6qzEaKJiI
hR0o27/e2oRVNieC+a72rHMU0pt1enojomlzMit9i9auKiya9TbAS56xyUH3H6ciuQHjKDxz2gV3
iePQOnFN3Zbrc7ELxq8gIgn8tgUvvHaNZ/Rrz6SAo8alOyno7m02zQeysINIMiHHFLN4DzRtg5HD
2F8peOJvg/fLFARujp5oUX5jzbVkhq80oQj9CT0BG4drIns6LAbXKJbyWEdrvM73pHkSj1brb0SR
gEovivgQrSAWP2IraVDR9MT542+2qb+I9MAQdNftH0VrBFZCigA3Uah6/CQe8btgYCXPYzqZXRWW
yVvTZnw1FobtmtScXGTsgHtqkws0JXAxn5D2i7vjeiKyv1e6aQDQUTk+XAS2kjh74D7Gas4iSpEi
Jw2d9eFPMpi3GdP34Tpy7SIyVEHbFiYxhvRLFNF3piyawKnMuKQ/BE8ipsrajqxO/W++g3tDe3H3
2q4MlvU0LwN1jHhwVEmHkhjuf3MJ/G8aEJD5zoZMbfATrxzZhb3gqWCxCm5AsZNfS2jF9z8zTD2N
Zd0PXkCsAEDa0kE6AXygrPQENV6QF6nKfZuoY2q5NjgaLx1jDEGe01vPKufCMPQSc3oiyC5hyItY
EMa9bOk6tixdyD41NY7QUSoYFls4FxS8rFvL43PwuqEADjl38aRO8BG5BNtE/DmUoG13ENuLMZi7
3ghZnvrbQiiAS68mrhfTpKd2xG3F5CRK7v82gpO3f5Q+LY3qp9PDm9a05X7eSUQaGVMZn7tdzThD
o6joYcguPApHoRSBbZnQ4IQPH/Xe6c0hhZ6XUUANPVYR+HhndYErnHupaNINHVEr0v1RAE5XSI5h
BPVcUgJYeq3pSqA6EMytgJijdvy0A6YOmg1YnuE8xMU+Jc1n7tEL1Xhad9UjzSP1mseD2CJRGsJ0
nQGRxrHKIJFucmhXHMUSoqz6rCCV3Rua+ZBqLBVlVjMT6b4bNg+aZVt2qJ2gOcgUHmnGldCIavfX
GU/FnJ0TznTAxxFqFFZXRgT4OSYef0x34gJt6Bl1uOMf9+H3VSaZ+GT/L157V6n623BCnVl7hsKI
TO1/y1BQFztp4oONjpLlgCCRPK8jcrbVlO3dz+BOA8VeQlMugBPZ+kvn+2hFk17Ugsmn79T93vFx
aKFfvbW3OgHaaDhYau7rt/8ZHJ9Wjf7SVcirtx9hglaIe+TufRzSYP9K7D21mpfbgCr5tHId2h7W
CpcueHWsInfSR6tsYqAdxYelx6XUoba52Y0zj3q2FDJXAjul/dIXc34cvykpJstOOEb1GhQBHsXY
3PtQNaAPhqzGnW53xsu7/+ljwxSb1paRuB75UnqDygTAN1FK7/8epGLApFT4RoVMuHU68RdOg/oB
FWF079pQ5eu47C+7ydoFxQlSslqZWKZQxHK1wLID5DA/XtHgurznsMoSeGD2Q4XvigN7+hStcXPs
CNNqISZByitD45Ri0LkpNBXK5DSaJNpz/VcqZSKRMMWeUwfoxGJCos7q3pHw7Lna04QLP07OWzq4
8o4xvGysT+YORfD/onhYCrMYNys9FgD71tTHCkn45qK+5J40oZdKrW19XatFsnXCki2UENv46HIU
LCY8VkFV/WY+frGWdllBKCdjl2ndu7qsLrGC4v5MTeD/7Y9JBl2IpQGiWeWyAotJAKsBecKKKOEg
qsLOTBj5bclhqAL9bFpxCl/ksix+CP7LzlcrOQaQXwL2h2vrl2qaTNrdwhvHe+37ZUO00yQuDaIt
gr/D8G2RXqO+sh6TwjSV2Apymk2DsUv6idEHyPXGE0+yuTKAgys/lbXQ4Aj5aGcVdkh4gCjr3ZrU
JEO8DYCckkbe+6rmtCvUfOk4GiN6SEo7rHDI0DcqJCHldvYc0zwSFfUxHWyG+TYMxV9i75jkLLqq
87XsYnqizsmlJKe1n6icEl9R/Z4LVtIpZqRFn8ef6V8q2g2DlJjifaBI4jrrcZycUxLVVc7ywLdP
35nCZy3+nVczr9LezIp3sSlfHpQHAo8g9e+z7hHdB7Xbp2FZd0tglGrgL16Hd6vGFjMQXPNgufPs
0mBhk/DzkNKoEa1x2g16gtu609w9Cz4kBjYgXFQvNJ5TJIyK/bHJ+D6JoxagnOpZjqMpBwWOd4Pm
zqcJp9KcfOa7MSlmqrzrp0oGYe4/cw1Wbv5uFPFoH9CtyBQy65DCdp0qKIGWFm8Lmx8/W+uK4WPS
LYS1ELmRCxEeWMavgskJs7ItndzEGmF2HpvdBcf6xM1jaAvjdGf+3kmazQcmH26KSHa9I2MaA99v
lBtDP2qULPAS05IK8hPgvTxVs65tT6+3dLW3Ojibj9+NOolkh+WOSpCxEk/MNWARpVUm8ZGMwLbE
P7sbNMdnrNil/xp22lfPTaSdqEuWiiX/PRwwj/UyF50TF6SVD6q/AyeJk+CiU7f73FGQ047glE2t
1ciAq0I/TyJY1DRD69fEr9ZCSU3mygU+KXvax/OGGRfsoUTK+M4Xp/gg+Nklc9QZxcWf9xHZlr20
Et4oqbKI3bjzt+C5ZN7X7oYTuovw6kxSgT3uHU1zYq+Ybx2vvW9ubV+FAG3H1rb/bHYILW1dyNK4
E8iYmhsib5W2d7GF+f/9kmqUNzPhosmAaZtwkatJY8dvsv02FAuEoc2Ac2MPNpzjpGkuljthuZNV
Lgc9OxLeKNUQ/t4bZZeaQdddryFN7kpFSpctk3MeSx1hSJGVdljKRN1v/MAS2Avltmg/vSTYZgHl
2jtW0HbM10ZzBF1fPA1C5TWqDAjfaujbuvc+nMd2aSjzmqOSiSjzMsnUHEPF0+SIo/EeZkre+h4+
1KyQtj4NX+ERFqUoNebGf0F2VNfKnp0Ss9UUSFU9sL9GyEWG0ShrrW/TYUO6y99dCcKU55IBG0AC
6/hk9Xwl18klR0dzJvpFdcQ0sw3Nv0uMYk1v2CXzUK3+EGpfNkiPWg3aAsx70ykqGttZl5SgZDH6
nOVmTYfmh/nfZ8Erq9k9FdOfSUGIQHpXbPV2UxSi6HrLv9JzR99d9rYgeDxBNMIDaJ/d//mm8s1O
/pMhAFF756WZyV0gTfJwC91hbN43jH/Z3CDAFYSXTV6Kow1TWSQnIJX5oV/+MLExu9Gx3tiY1GEx
lxGWRYaauZJavu+n+Up5qbJx/9yuaBjDxreva7LUu95ryUbTu0hacRjVbdniZaLISQ3EGGXOQQ1i
h90YjkQcfGaBuWydnaKeYDyhue+Lo8xRjy7fNifhKIUfAN+80omxc2lsBPC04KPvJAwVmXZAt4dh
M4nq4KXq/gmB5DVJCtkYhvpsbK7FidbFTKx3AHBJGFwmBP/l9JvablOsMACqNw0as5ZfhSbFV2dN
+lb5cSd4Am/HIl/sKBAMZQFoKUz42QzFYI/6gVdFQm+FhyqJ+JiNrj4yxwMGRG0G3c8uMRiUNJBy
b4GKnnuTKwROUdlXG/4mzMAfuCGp4S42VT8GKgfUWCufE496fOB5TBc0L/lJkZP/MOhoyDHUxGHr
mBKKFwUtEJAzCODgTHYK0VjbF26QtInm8PrnFBksR2h8qooqiyFQW8tc9R2epIDJmydU5Z0e3tkR
6J1BGxxggQLS8EVv+FnAy76taLY0N6J+HenUq/HSfb8jxuRrNfC950KMTRiXwgOrwF1DWQmjdII0
SS+EOv1PAyXV5Bvahs5OkFVrIN05VG8wTjTOf0js0YYOcuURY0/4c+eyk2R7gVvpemSMu64UVkPB
0gLuhWEAlCzNrJSjIwgjcOprhSMhgWaSHfADfsvzCx4ZbNrCc/iFVGrN6NMy162/4MuK1wg5bn+Z
gqa/Xz7pEElU85Rm/3+VCUqKPhgNRc3Mnn63LRFgTKswaIlProuk4yOH08tY5eTyWpb+oGOcA27K
7Ab/bCr5vgjk7kyBysySedYXLhRY9ci9wZPI0VjFWG8RnV9dCXS84xHYp/0GolvobJpUj1oQiWoq
m3QJKFgbVSGyh9H5Iuv6JcszcqrNNpU5F4JX0co7p8GBh0JJLZhAKR9rn14wkxj4Mlj3AIycI4/a
hv02MsVcwYPo98fRtT5j/o+tNUxrU9zuOEvRBE5ezN4YEwFQPucjclbYX1MstfWjVpJb3qPZHSCT
2y3onphlrfR4c39NP6MaVpN2EVPBQy6bM1zulxiQbbIQdxRVT5blvZMTn1bUw8ncJP4J8bZcjgj4
gCC1oxDmIo29xLsmHyi3UXlfUpM2scO1GIu1JD4FGTS4/grcZdSKF4ZJoBRCXb86ZurauEt/JC/S
Gfa86+dObfTFLKCRu3eIg3YZOZsSFo0TyXmO5GcULJU23siY6B/FS8xYTM96VsDwIvjDlQTiP2YA
bnaGbWIL400+gZa7f0mnhfgavOD1OyxPJ5GDysbHERyRroO6aLgc6Q3LL+zUnxuGPWeZlRXMxUiu
0+GO7tobMAs1+q8uLAZMCy0TdaMLIgVe8XHI2Zp4lNG4Anvmjs8RBS7x6DayRObslx/o+wimhxYu
TeVaCrAbL6vStXD9WaEb3F7ZzpXETiQCw1MAyebJzihBErnyMmEWFfN1ezdeZhRd6i1vjv70L2XD
E7rukXca0n3JXot66ksQyOdNd2lmT0HYhYyqx9VQYsxNKaXwREMw33DnDbnK4zfaFRCTioy+FKm0
X1OPKmIHXfuP4VHouQYT9Fs0BU6TSMSXca4/iCR1pejPzF26Hsfjp8vwZbC3lbTMf5xSBhTkHWdb
TFufwC512933drrRxtwRWpeIX0rQp2eQQjc4EubSuknYlD0V+inJ4VFBpIC448sirwFBV3muqj+i
w7JjztNI2uXQp+xtCy0YsYfszoW+lYySUssQ3Zumwas4PPtnMnF5rqd2raXG3MUEIFbTE0OlVTkE
LRbyRilbWIdN7YBJa3cUVMURYnrBbgNHp9bv1OGjUPEhT73wOXi+cDsvIQlUu/0fbLXVEriVBr5S
zuxu2MGEpWT2F8FF47I9SIcUbHhMGbTFe9QEHSLEZOXARL8/A++cAKEEY/rbo94bSI0CYeeouFLy
9BSVNz1yaauC6npkxVF+tVjxDL0WeKcSBYbKAN8uiH73em8Rnk4dRtAcokm3sV2HYYAbsDYyDm5J
m/7CZcjx/oIL0hnpMgF6JW8e2jkxjSPM1D1a1FreRhLGvUZ9AobhPNt0q4wolboZ/HzUajBz1/oa
qRFcoBWBRXDYvE6S49B/g5h/tb8uuAMlSERc3r0a59Fxyz/PZk3gd/8AUjQpg3U+ansyS0M4dO3l
f2JXr4czyiTunndcwlzUReA4PvAvTACqcSLHiPCVwLE+4qilMmXEdLga1FhyS+w3lH0TRmwVxE4Y
Tju9U4om0cNyL2TNr73/Y2zdCzCgdrmAElSi7rv9ePqw0hn2rDmYVrLknZTwVq1HhKJDN9DhXBlE
yoME4INi5sP2QGnQGXRAgMVdKz0WLQ4Se8Qy7V1G0JwD2LX5tmR4n6uIjEhamdkM9q67J3w/lcJ8
ZH7/34Lf302heCm30trAD/XkOEOLsmKdAApxXweDgYnrdw9O3z3YQubYBBiL0hKttCxcAAHLmaPU
cWnNvO9JdTWHcqQIWqUVcjUjn+V+kRliLP5AEWNwcHficp17nyzNfBdRtzmBF2oVpzqAjYjhFwY/
k/xD7ikx81ElDt0PowY74DOK7MIHUbj28DNNdG2wuWC9vqoOf11GMCIvlkFO1oQQ6nWaDhZtmBrU
06wvFR6BR47u0trjQy8OXu9XoVMpXIoLqMoHvXJ92SL5NitfCZBawWeC521awfwUJ4XZV1uCnLjw
uVv1LkLOJglsCV8hMys3tH4VYg96hL0vBQdmJXNCLdtKYlS0Fap8bsLImNxp4fFNt6HmYIoQaYKR
tFWkn+UeSGa48yWSqjhRU0HeSmNpeXfIEX5E5XQJ7Z/ZZLbtq+eCcVcKWHeWxXQjWwd4xL7OY2R1
qd0op1bzPwoohcKd5dy0R9qSLRyzWLqfEWUs9e7oGMQADJnf+BMSz44kk/Aqw1Vk4PWhpv1QMZS7
TNWu6FatDP+t8HqtPpzUQ5f8adbQb3ptWs3lNYgnx4Lzh3Y3iXoUpdrj6DAcVMQcKtrf4ZEXIMm3
mXQtBTsJsM4vqOtvFXDcUVfJ9dLswKLHzx3y5iuGCARIGbrhhUTvQvYjHEiNrxcj3Odq4NeLPuMe
VfmEPuHd7uuQYEjQ5l3xlqQ81xDom4rdLObigIm7DGdmtxfLvRzp/AAmWyAeh0RUVmwBlwGjnHiJ
C9Zjg4GHdK8qmFWCPLHxdAtRD5MthL4rYxN3cQRekm9aTtckikYkl7reORABvjjrcIwIjUg2eNf5
5W39RBEm3w2y7kxaP3NROh0sa1bcSzVmKINb7dkopcPASi7fE7+rDI032UWBTqlqISfMpIqN02sc
I4mdtatADVkcyI427cVVl8afv9h7ulJopA0CKutIIekcRp4aG+3B5lcd92BKtCkfUchPJErDAgkV
DV0WPhOfD9RZthSTMAPWJa16+kSp5PZP8926gwdd09XWGa/uiPFI71Dvxp3kr3WzlbcHgN3nVVul
26pHEMk2WDf+ksWOE33eLvyg0kZIp+gWujT/27OHURsNJSwJKoAawhX0+NpYxeVzBJl5eES9C0Qn
ikNbnjjw40XSVHIAaTX75PuOKOzTGygOkHnYd9uCVaFEBZu+VuMR6P/goL1De2WZEJdykQPG7k8K
exnTIe1dYUXo1RhLU4fSsWHYDrgkAkQzuhoo7+RuYclf6p4UEPFo3HBP1nyWGpz4sZsSeveqSQwH
RBJpLCnvrcoYlCEWWvib+LYiDhUm+At6U0oPZ7mV0WfbwxoApZXhJLYJCo54Ixq2N0Ptpa+ejR9F
t/fH9epOBtRo7Q3jao3I1BonN187XhTAwX3TKpEjrjZPP0ZCqYkDTu0bJygthz2Qj1HTgUdQiZeL
+mnrEa0cE/rod6h5HNrI/RvhyIQJjBpLVwXz2tFiZZiiVo9d3yKrqox7WDddCDbuZ5EHsrCIJkh2
X9pHWzpWCu5XJA0sKQxCa1M4dOGT6TZObCUXt2WR+GyqVwVUvE3S6pKCA+6umP8t4CwFP0SDCEBZ
nJvrvauyFRAKj4CW792717tXi+cjCOPGttN6bGGseOt0Ue2yn+PW+j5Hh387YcJnDCdnAnRotQXk
BkU3ru2Ju3islyqqqSHvKC3+hHTGCyeCBsTy3XTJHFPUI30duhI5NFtHsG83UlZDSKnb+PYdc2av
MxZt+4WvlYXH9Rl9wYOfWLQQRavtZZ+8YgO6XgxYSNKUR0lld3bT/zs7hpcVtauYhU41YkYs8llj
vNC7z3ELzJ2GNAdwnc6UJ3RAMbGQHY2NwN0whN5v6e1/0oMTQuy/RQkKq6NR2n4ajwhCC/bcM7LN
K4F4U64oh5QM5X0hH5E4o7dg8T0UAtwVd54X/m4zE8ckzYfCguj8LaQHnfMD95mVzRKuk3R0L9KW
KNvoQncQr8KhoF8Zs5VIQ+J/qVZXjCkMx0YoLx2gu/vxY5fLDt4kY/JLiE2ZNyrwcDjR6yaKR3FC
tPfqhjYfrZXzgGLVgt3gSOkGxGFHTxugpErkKm2s/SD89LSJy8M9isje4u14pzS4TXnPs7xOaL2w
h8BDZFB21Mnha825JbvGFXp7liPGeOQdr93XP7Pq38vTfKvF0+6f0u1NDVTlF6PbEboqvcj8xIfN
6dwp1OPYIxXsZEbLtfWVNbiavSbW2yekeRzQsWsbdF7ZdWHfcTh/HfuqaCXmrKM2CwBuD/OlLI6l
b1RLQFYUq3HPp3nDydKf+9NENkzfIKZ6t+NXKZVW+pyTzvAEIZmyROgfYcJuJ0EacrXjENiDyMXm
6f9cRvl3eQUoKcGNJljngkLCefQLmbCb/+QXzVZZG42xtP/07dG3EQPAUVA5SO8/Pwp+s6TkI7zl
LroIr8pfA+NMBeKnk7Gh+j/v4vn/n4rNV1jBt3EuIao/V27TXKYl0uWpzZjKdwxRSMMM5jwZIADu
t+osx22SBnNlZ+Rri2GKowyNz3cedTefL6/N6lrw20nKecFLDuVJmD9g9U76/DphVKEh9jNzEbyg
uyp7Z4xgZLPXLVpbUP+yfbaXau4wIRQAOPYUNsgdBf5LT+IHMtwphznS7jfBiXJV5tJkQBbIQVsI
jQCZtV7NDdeQe6ZC4eFF2JOLxXovS7I4QgD0f+GPfgfNLqB+edUqXmyacBxABCaxUofJp6cUm7IX
jS2jvDdKR1znzfPgKlfXua4gCw1gjkuxakIIU7mF4Z+cz9bBNIQ7FDII8ulQ/lEyksr392lISym8
wjs+QOQCbwLFoR93AjtqmucZEdzLwBlC0rkRhqgP21b3Tlge6B/nKEODydiDy8W6sWI04JG5L70h
wSDEzlgnE4Vwz2iopf4/R4SLriSbqVd+Vx+KuBZZRTMnDSAjJu7ALar9uXngea63/aicyuDPA0bG
fOU7Uj8U+cylBLnJ8gdsZpwgmN3KE0ZeCqW5BTRGzQSo47WyovXEl4/vsBHm33u/5c90r60fhmXC
kiQW0vrWjP5wAmEgb/GOO65opKQezVG5LaAS191jMaJbGhHixgTTVul8gh4jHRT9A3hKu5pmeWLo
oYidAV9V5Q+rK7veSVtn21C0O645B4pA/2hzIyCa+w3di/ewR/DEdr6RBHch9uEjSC8OHlOWZTdz
x08oW/Rn21YpEREKbu9bRm9sFSWsLcpMULsFBwjzoXSKO69TlKW+LmYhN2JfsOZelAk/ifRmCKu9
YtlPeWOXuyHxaur59StJg6fke82/b2vdmFpk3DRVIfk2Emc58ADwmqvzByvOVv0mrPN0+dTejKfL
iL7pyfaA1GPeFsPJRaHUIZI6ZAZvYPC1q4Z6TPp6UtOR8AU/SPspIe5VBJsL9AExY7pxiwB+KMZC
1X0ObRuskzr4UzSNGHvfCdYptSZJrgRFuBhZBH6pD5UseCM50hSiFhNWwEBNKG/5txaPgJ6IOG4t
eOOK2Fk8MMsQuU8efUB6cHo/3R6yiftgs5mMnjjWeOl2FaceUVo2riLfnEIrs4bgpyVAclaAHYlb
Vq80k10BVhgsMetpyuYpqpY0BP6AkF4TSe/jnMVraKf0580DgCBhtggF/S3qcs+SALyIvWcT8v12
WFVqJlaY9jfTDPyXS5tEYf0c3634pPRB+cwrfC3L+RVKY8NoLmbqc88IHwGlm7iC8FFEHQPKJkKQ
tTNq41XPWuiZGifWf+geiwnHkR98wfn25w0fE2GQTJwtUNXCSVyNKWrRCB3wxGaAusoP7ZDoB3Bp
OaAGCh5w2He0NxQMg1bg9j5UCAUpsGS4kagJXAuUo4yErqu6+A7IrX2axIWPtxF4VOwt7Yw2Wm8l
F1ljSA/aEq+k1BxhZ6QP8NVqd9XPGAwArVBIHEB+w7DTg1QQWZdBFLcnqbvRAdSB+RHLz7if6eLi
XtdzvYgmVkJZeM8rU6kOEqezIqgXr6lhJ50X0kZr2V+6oYoaUJpEUOElRlsb3WxNIePRezQ6t2bJ
mrg61JfNMnZ9ygmiG5ZiOFwF3pA0VPtuWF+PDdRBQIEJtjKdopUGlm+jy6cGzNS7S52l36iZs5Jc
9nRzUz9EadHdN6Wu+iA5n8q/rPBHiA5qbmITOuYRHjMJLzewn+iWsBxFugwQHFAkchvfdbdgOI9o
VfQCL/F8GIQtBSS0cZ0hpeICw0wAOtgJQksLtvxfoMqZ0HmYmDPIscSVHZu6Olniszqjf8Gqpl7g
Ean6QTvwAJShxcJ6j4fc2pa/1PUNKbIBVogyyVRMD6gep8luCPVtyxf9sAQs1vPmWbYX9HHj5LHA
d+VECH3d09XxprNehPIrgzdW8Vh3PLBiDWdKXz2PtUOOUTGecYV8vT2lJi4swxSvClreTTW6KhFK
rsEFNpoIUz9+QXjrQPkU3V106u31dI0a7YYlR3VNzjT45kag4xo0m7WtKFzTDs2iU/1cD/e7O+aG
fCXNQX/56pD9RCSil4ubBKSwspyop2UTTQfWcIR7GYjQpi6X5dx/WxKkG7JE1+YtGCYk+r9WFSQP
HYoS5ZBfSp718C/YVCcITay3siAAspvR9ndlCLHbfiGeqw7mT2+KtmW6O7nGVU4yk+k/bPl3cqp+
psnrce2I/1cYFOUC9u5pY0gMHpFE7zyu5K8RNjnn0afLfwdIp72mPdxLy8T1KaZDKTVw/xQ6RsdO
3qPO4mGkVZM3kiULxDJblc7+b5djyo533MTJyK+FYJlDNNZILy8GApeWvC02Yn7wQseBMPH+arcM
MVRqlKRdSBfF2GKVCaSkEKVCEbKc9q3lmM38qO2s7wkkI4nIfJwGQdJzuJjSAXiXW9agXPYkup1Q
2ewz262ue20aNtRc+PaBH0C8WLTayE8OdGj782eBwwuCrnaTOLIehaI4SXiNj9OmpR6Uqc1g5OYw
2TGbm+YKPIRwc0eyDVsNJJbgO4gMN7l1FxQobbH7kacpCft795wyE665+0uKzYHChdIYd7i3ThwQ
BjdC8mBMdRoqkRA82V4Dp9EUlgH77mT0DGuJ/VLxSoVsC58Vadz+9sJy+Bn2zLugwOfNonT4/fOu
m7Yfp9kzbEQNhxQ8ESElgK3nwwWkLfyvRnHdm91+XVnJLTtI4fkggpD1yvwi645qEv3wQxtkzm9R
gzsP/SDvHxuRnKX5j83NoF02BCG38UFyzTMmMbyeG8ynX77e7d/KtOgogRiBX4bS4eZObIPwOfhb
lpPRyL1Ng2hETwFqh84dyBo7Ub4v+jJvUV2klxmHRdu2cIsFkizSoQfK5DCHAlUWaoa7vdBiIK08
GKSjq1eDk/j7FTlTX6D6xiRebcfeJn/Gl2fjildl5+lxiY0gpAmyGQGRtF91HfHfj4biRSk51L8T
3w2smugj5g0bQz68o1W852ssyZV9/3ed9Sfku6AFIm3faiGkThwOOqkO1gwSugy3og5uex5p+zOJ
Foy4aBbrZp9BBNXhDUwS/LJYEB3FW5q1agB3QX+Ctk8+Dk5x0pTUc47nmR8oDe+YoHviPjBedw2a
/stpTpQFaCMuRrhygLNM3mZTbi/CzwlvO6ouCtRafAP0rYyzEW2AmUN0cny/T6ErBSY691+8SSwP
ftHvyF7WlPPWBmtr7zEwj1K5FfXazOF6L+U50B+zB6KHmgbB54B4Eyt+1qcFXrI4Xaor3RqbEo7z
nRx2D/KwaL1gHs+W9liX12aA9lxj4nAMS7OR7OjSxr3g1kpbvWSORCMut5ZwBH6+J379C451InjY
QM29pIGNYJOtEkJXJZ/AWA6bEqdOuiv1ODFBFIMZ24UinztzwekKqVDrlxBtKcLuZkSD96BBH24P
vMg8VSr9LtNtSDnIIahtoLDg5Zl452G42sO6NrGhsOY1HbdZ9jtRcTnQiuWpO/XMnLJwuBjoh3UX
OcDqntGvRKq9TpDwAf6AmTHmOwmtUHj3t5i3SzVX/BvIlQmkWQakhTh1FYsC9qd1F5cGpWssigh4
jGP2jnbMGF2cVhVxlYcGbB6P2AVQrOZGeqW8V5lacZABImaZT2JtKt7ZTm2cI8w6WNtreaYTtzGm
ovKUF5XuKg1OUW375hRQAU/pnS8wMlnCSF9ypFrgetTYqSjkah/l9pl8eSNIZSBwVS1LTCToCI4B
/EkvQi8CLEoIUT6tG1DVVD4PDzx1a6oj2995K+LKHMzR/xIGqC2qqUMUAtF6Q2NdY54XZ2AA23GO
aaeLxStvZk6H/lGb9uzx0HSOJJGInsarBO1FFBa39F605xG50+ZBJqFdXOHj+njnoEgqNgcm8ZXA
M4MKsf8IIGgBVS97YWuN8KXuq0yPzbWSUzkYyifnQM/c4XLzH9tJRPYzEMp0nYH0dOADBhwI+znp
fsp97MQ/d6cU7zLU3YZcHIKBKw+3LChLjFTLoKbyT2HJGBOzUvES5s9OE8CcqveVdMu10weK3v8s
W/NX3IUpZYJdYtsTc+w+tc51NONSgjDwoYgrV4yg3c7nH4C/RrWXd4nJbeB8fw/n2HY8yyePm3ck
sMK7MrTCLLNk0lUhQWpt7qfc/2TqYn38W5qV7Am7E5cA189PaursBt1EDlc/O/MVvXS3iEOe6pfx
u7qA8puw8+0V9NEDAqOyvdj7eH0m6iT1WszDWKHjSP0Ky4an2zbhi2n7yc0t85e5xIe5etQiPKFW
uIhRP7WBjb2GHY5DrIa6svxZ/MIgLxPte++LeDNIL/zLotVWQOwa/mvlHPK47O+qdfo8VyC3Ey39
hurdVQhCHjTGbVsX+nG7tex2mQe62ITTPptOhBRBtaxjygUwyCy+UHQlvPjsiji2uTV0ZRa8BDV0
5E3skLoitGWhTcPJIPu4nl2W++g+hFS7pFjabWQMI1QoMCf/T0YA367leoXE3eYhnQGqPh6VDzpQ
gbHeVisRQS+BIkr9qNhNXiTckF1kxsFZfR8Zil41Tu8FsO7OruGfxcyC0ioobGexpl/3oQ/g7Ypg
OjrHfcUQt1JEYabDLnXbH9oQe5waEV18vl1dgmBiQ72PGqBoShVP/qAdy4WHjRrXX3wlnKEUCGcp
6bS4NdEyqsnI2sYb/MXn1S3w4YZ1wB3CQ2TwfJXQij0WATQHj8vy4SD2EFBmBSQTEqDH4G2J3oQF
9RplueePOkqOu7K4ir12Lp/EJaNcwFSoyB3OKgIQIKISW3f05HQNOAb9Lycq9h5Etchc5supsDvx
OSNRCvkqwU/zFFdNuG3a52kohYG4ZEBYnVyostg2fwwvPoQSX+QPSNYQLkXY1AkeE4o7dhhlxRj7
6jqlYyxXbHUEAIEN0/NPf9CmCh+eizVIx0gYmrlgh0Ocg2BE1zS/C2VnzLeYzz+HR0hHbyUJj0+l
W/z1Oue4YeJ11v7QdaeT/MqFr3upDt1chg3RUG4Z1plwxv4eAF77jCT9RSS9It/e5wGSDl4kTPLg
JaWQriabWX5jcq4s20A3cHnvTN2XHqWr/H0rqCyYQRYPj+dhh/mvTAUV0wrIpMOc8neqVAgw10Ko
VxvNUuiCMxumy3yQkctksVwQrdwC5oKmNI4y88TljqIhR3z49gh7pLwz8Ms8HF5JaGmy0xry5O0+
CYpviO/B4ty1yT8jsGagdEatPgYh4peLqCRJixnGXYTcq/ybr30K6laquY9qSIcVgU7RzLUHltZ+
kHgZSS1zTn/Gqsqpz69on4l6nNIk6qcaZbvE9S9XyvWAF3ImDlANmxe+ij8EXzZlVIKrDAywUMf6
YALfWCUghpLux+iIzWc4lfgrnNrSZUknT3HGQjkEgV0XLNJ+HFS9I68E/2vJoJt6ODl2a4b6g8f3
eXy9cLn7ovAcFfIzPgqkfCyH0dCvOJwWhDEEk+ylpC/pDVrQ27/0eHEYHC2jr5x9tunzvJN7FuoO
GEfgRP1WLlArZbZcbOPrrjVe1yfpkm6E4+xCCVPwfAXSgpOa1m0gWeKp/89fiN4IWgNulpTqqa8a
bjQF5MjQN9yfY+8H/CjEZ0F4h/aduVu7clQ3AMotScCaaRABiaPta6YVPczDemD409TqhILmY+LG
UH88fcHfwphuU3B4F4P99msOI83LWTQv5Syl3S8iUpTgR9nH/KCFzxrvt72I1+DU9Ruu2oar0kWz
J+3rlpKysLszpPzazQMga9Fy3eSYBFu5LP8pyfQr82vlN/H4l4vTlJFkS2xTGXc7/OP0Udxr9Ld8
uIrzpgEbPEGEZ3FuYil5Z8yZdcmdtDIJR5V5E4Zis05mK41MXd4IoYA+AIJP/+TNMMIYps6kMz2T
36+aDw4IalXuQZTlJt6vD2d2lC34eeg2XQN3H4adxuU2Q++9bTE+cMFiHqB91Xx1wsM41mJMwRUA
vHapqaYjTgXdaFUTxEp8dA3fsOrwJk7h4bwATJj2TwHnKTq0XjZniU8NuEsz3Csj3e6vcn8LztFj
fGJI5VsqtpMmUx9/O8scorGyDP91qRX+hdGJzqiVK4dGNPmH52qWeR8nA2LyoAqDgQkkSMJIRaOl
n/imqKt5C9RB5s5oQADsR7ldpOMujflMbARfAiAhqEC3uv4NTBdMYDJqGYLFQ9OeK0BdxHB5RMje
5nKaIPPpKIc8+hCB028T7AJeCdA3nS+KNrgsSmb8/HxC7D8fqJ6EgFeQx6vWZdMZ+RnUx9fr58QM
xNVr01yOnytyhRM7mIzglI2hh3pyqErEogAUsDdt4k6bmY6CC68oDpHv5O8zfMdFbdg5j+EuFv3F
mdOVKg1kqErzjl8tqMYD84rqd/4i8ng0FYeYV6j2ULOlXbnlUYTSbs0Hk+n4MiihlYk2oT98KUat
0etxPLMQnmNuKgr4tyI3LAJ5y5j3h4vz1UBocQiSrE+U+XihNk6oeCPzBBN/sqzXfT5WMVHVU3yg
cYRVwTIUs97O7gta/wJLKr5yglPMwhnDAuCxu56RdMozRIlBUM3Ceesnk1kJWxRYs6Rlth8SLdKm
nKfmNfWrr0mHfznvlvpB11KgyB/ren/CnJSfaHmQtpwpkMzVKkGs6VCJA4znBvzZBZqUcjT1+6Wm
D1ZGwnTWOT1/0eA4dmcieSdp9yWnFePg/3egPA6qUqs42aaAZNwWA6eKKFwvFIERs++1NEB8y1T0
8FdH6omQZKBUKGf4sM/y6nU/RxTKDgD1N1MYJPmF9R1edOBMIeA3k7YlIOKMrzr4o6H1IZ6NkXQy
wZ5FgmaUt5cFU2sYKp/w0iXZ82WCQTugXhQQwRPZECnaEz2TGak0pMd6JxR4apKBv5YwcJQGZZ0Y
ZNuUgfWyqObXnvtn0HZgWc7N81LAjAi1J64b0d7Qd7kYB0bCQIPvSkctQ+Q8FKcOgZAbILZlfDfA
XUDgytmpJ74tf0WWmDGBVthCrue19D9bS671az6+FJe8hD5dVOTU9A1gLB4Fz8ow4XN7rsxr4dzn
2ECU0qr3VnNxzOl8G0WW/B3zaRFuIvfmpZMZQYN48W15sXXMh1VELBlc9QWuH2/U1bxKO7p4qwsp
uuf4TImSLQD4lomBusZ6vA3Y19I2spyPaNdBndoc9w75mCKboyGtgBcbjDpD5gralg4d8PnOjw4j
f1TfRDfqcFtS0Jal8r62Onkrewe3XylmqsrNV1gcLbqk7WKceLlX+mRHVbugQd5AcZghGXGptp3T
W2bFy7czb/N/uxVv7byqTbna9lA17h7kycSk2YpsKdVdDyamPUNL+daTtCfoEEaVKG1hCf6H1sW2
GDzDb5EhFt7vepbcxA655dpCZd5ig4FGBTbE3sVEJ7dAgeH4cJYL/kgOc6Z0O2kZfAEqhH/T0Nke
zyh0jEtsE+JI9gf/wyOfWZI80kBZQYEM8ONVufJHgkI+o7ABtp18mMAfWzXTizM7T4BKqqYZx0Ei
jBiTlZ8f9eulds35RGVJRAant7x21r38Q7t096Ia8yq9TqZXNChipOkY+r1zqDs9HSf5CEtSq00R
NwKvBZzBAgkQiLijDJDVVBd1eIF1iLSCEhpjW8hJg7jRRONx+1hYbitWOpTDQqhNlAqeGIzqyhZu
FhhvuUKBy9bQymVK8mGxMtvf5S9lXAh4s6lI5rtTGLERP9gk6lFPdamZc90jjji5x5104Yk3d58N
WgA7NIiN6oJ7Hcoez2UQ2vQCc6shL1YRNDjj3ERu5w+YHw6jfBVCACVdXr089yzoHDDYTotGC1lM
ztSkTLAHe72lXf7hB8OhhnQMrIWDDJbX/FHtOuwTs/oq8tH1Zh3TswsmZdQ22W+LlcD0y00KNiY6
uh2AdShDBFun/iYQE/ayySIcJhWVLjp9BioGswbv6TeQzgmcxUeBddwpz09dXaqjqpMpxfo0+l8a
K+Uu750DQfi5nI0Ub97skzUM7AqJNVXAH0bRtcJyeaiS/1ilXfP0bUC3zHtHg9fcMjol89tQ7lVU
mKAnty6QZL3xv545UWE5XQ/L7DGWkGJi6anVK+lCW2MNcZrZWnS0kXHbqF/Jq7iRr4VcrnjvhIy1
ss7l5ehP0nWNm/V2fwoyTqEnVcANK7VVlou6bKKeyz/Iacz7zmPmaL36pKKuRB6KHDpGB3rSkrRn
dRyhFkdCsH3JfoVdHJ0jBPL6+l9bUoDTeJ6w7z8nnWt6rUdNlqRO2Rgk/d1+Sb4xoT+kD6xv3L82
Aj/w21RIlUrMuwADGvr0OJwbMJzzixCTssfB2AnrEzAP7LdshNmGG/8AkS3dEbGLBVzT3Q3UaoYm
oy5Dn7DytMaFEHI1xemNxHFLfwMt53OGZVlFVACtQj+ebhMg+1p5e4zJ6CbdWug6tOg1cpX1QHnQ
Lt+pHgDlzE0d6JZOdrUmRO5SLkTqkw6L8MVxFBIK8JnCNLRMZEL2OdUEgOAMHMvq90KJT6ZQLXau
WR5kAfsA9XefKqL3uP8GXAyd9UDeJyu0D0msD/RrXXiAxSXTUjhnvtTU0ioI2n7kDZjSSU3vQSi5
uAe+9GKltuCSzvpsyxvgZ1kU6JvmXpOVMxnPGNaaxRa/GSRfVhTHdJgdxo+Lk+NshsvfH2sPZ+rk
8Qg4WXX81HXB9FCDEZ1E34JrznDBNSxd3ovYiJKwW0TMaLndUxxRsGxO75trRDoZqDIEUEE4FS67
T/2iPduSA0BDkkS84vkXpZ+X0SZWFjco715kJr0hI+b6LfXHMAjQSFb0A6Tql6J285JwBPxdquAj
BpuSgMEw1KUpXq5Ikfq7Ik7YZOJMCZcq83MdExan1MlNDLdvMmIJDRdWcgbcl6AngeLOCZvKlVmA
3mRrBR8jBiiq0OHoLTgrk4XyTtl0n7AGxZlfslMUXvhay/ZA1iNo823Dk1XYfZSC74t25ysaUKjH
eguR25WcBuNCwx9KrUsPN0710z4sbKx1sb0fhJqDfzwfqFmzAPH8uX+7WACH2Xm/J/lKgyjE1/10
kD8ehsVq2h7/a9YkVlgIPVVibbOHDwcZu6ll6+Eey2vIkiJoSMf/CCluMH3A4UlEiSjaYnRCggvg
FispH/oo2cSo0Vg1gcy8TrROheaSISYmY5NQUOs4fplHJ4M3rBvHwETKqTyP5UKuEgTawopSuOsw
xuwPOoNc8L8K/Vt08dS1j+fNMsJvYhMMI4j65+04llAwHp9Sdaos5t4mjR29ZgNZ2QLLQM7xs6n+
pbJiBwrIYUikTW+v9Eo9aCXV0hu+lx02EPCa9U1Eyo9RNcfkB2BW+d9Z9J6GPox7t4tN6gVxKbs4
NpFslEEwsst8K/glTUJFASWSakb12l/hMpuVUXUo7cMPDAsCdi9CuWbLersfsLu3Hf0CmI4kkRdV
PvRPo0IIbKiRJIajnhkJDGsREaTyetBi7rgTxhK29NXs/YY8J+XBoscXijqLoxaPmyvzVqEsgN0o
eTtHYezsKfDyCCLyV9x+veoBCsNNuKfOyDF1b3TTr/t4TgwDgP2yatktXgdjH8MSpv5oBYy/D25p
OpOAutTrQciYQCRISpe9KOgUSTSUO/tb1yHrMiIBjC3Xr1h3857o9nmatMvD8MydmUJSSYhOpJvj
xt5lSMnD6wKBMTuxXkjmaZ2+y+Y3Phy601qbaX7bd1iYKavWSk7j3o5I+dVZnX3orkHdoQ7CB0cF
cBqE0vE0HfaA1w7Jx08ms26DOB3uk4G5jLnQ4qppUjGh4ocKc/W+ziwaz3SsEHmdwmYC0pvElELK
tLNRNlZqi52uPj4Dh21pnpkKK4Pl0O1XYAoLgnXCForgJp7kHm54m5oFrIAxnqtORnhhohD1E+7p
5Bql2lhULdLTETzPh/5pwNfHfMRWkzh68onARnESvTaBZb5/K8ZQpo48vwFEFnaC2HTY6S8AD6wb
Lxym6Q8kTBjaXHWIxPGVQRa5hQzMY/DlDCmym3GKqRKU8zf13EBdWu/UDJwJxcx10xWHoE/IYZh1
Xg4thXpVOAdvW9zKPuKJ/3AyKggqaggbA+9TtkckRoNJHPOvqzsfeYaYlvNJYNG43gkS1Uujkaek
Iq0O+Nccjuverfrx0I0+9+FHW38FmwnHPL/4ous0WICGo7k4padvzZfLoSVqgUCCiVcXM/5DIuvh
EnvyXz9CHeNi4T9oUsb1AmV3BMvgKCpIRK4zz5UHeYThGqwmdQ/n2pO1pR9ctAvny8BKQuTxzcTF
h37HhRCmVznlIgN76LTyrWoEabA4TTurqnw3qDsfruFNhTmlz2hK6YuAEQo1WN4NQmBaSWg9nZKm
l+zm+zvlAF/puZ0h7IP0oUrnwwbdHbzfDjJKWPOKfSWnUvjseI5j5vAhP8MsF+VAgyPTe9HZYzE0
fLRLDvyO7EDJuraNINhIY27PKaJ6WPiH4TyjVhxzdiYqVRDAMdIWgLcKgG0Yq8748RFUnaJ5AEUr
mRicOULl2K9vjApYzNS5V47MqPdzj81Qoc59fW46jGBljpeFxmPu2etFQuqryWjGRbaP/DJOqLwi
U0rX1qbchMMYLSKM8llze2ugT2yxTw1ml+pe10pW6K4irpiLlR3RhC9Wlze84zluPNQ/vhSMzSeS
cuVSGnQeaF/m8GMAYgX6Ks5zfUEjxWU1cu2Xqb81YypLekWgz82dtdJ7gewGuZ9MoiJ6JzgCOoCe
0w95wkmcJwLxpp57C7DZ4OmitUYyfbmOCkMk47+qIQ/gMI0yS0CPSk3hGWstRpFWMEJklkeS98tQ
qEjcMqWSUMrfSBifoeZGeagqnG6MR6V2nOAFnt5ojZcu+X5CJNGwXv6OEJh5fyDSIIkLWtKHHGJD
yybyrTBRF2mI108dgsJlQwvjzmZhRItiDI9LpuhjQi+oue2Eplbq1pwa+vNUPUjQ2ocRJc1OA4un
8qgW4aYWpqCRunh/1DvT9VI68h9ifuS2qS1V4cZ8FKdj2z9pVQhXeTVPL4ap57tlorjynKgq4br3
oUWNYIqSEW2suzpUwH/9KER97Bb297VE5Lf5liVkbuqrjBataZd3Fr9RyLkOUOZoKdwD9i9KlW+9
KLj7DTu6fKmwSmRROJnhY3+utYCETn3jlBYvJrT1+XEAfrR6M9xPjQ/RN8xdXaPYI/OeruyZx9yZ
gwjLfnEh6t2sD8gg6iPVOpgCoebN07t+ESGJ1xewWC2QSHrNzufcaAwHaDxRvswj9Lfrkrj0fuoT
eSr8hVm5ZSxx6H7ATc8Gzv8jJ/ZOwPotEIHYfYZFWhGPfKggppy4mD5fN7ZNHRMjtDER/8oZyJwh
4SSbpV9Z/DAqgX8gpldCfl4sN1gMvtHne22wl9HQksyJGkk4kFTtNvPJvp81fn6J5rVAgThiPAZd
8vHL0a/YECgtegpHIRws962cQBscsDq2BOcQw1PPTlBi6PYUTXzppblsRkRlxUIr3CaElNoIliuo
A8L0OS+UJl6kFfopvqUGozxkK7GEaqyMBmDg/1aBEudmKdS0aVAyBBb+1spQAUBMUfWtiph6T4cm
8o9m2PDIdVTh7eiwm6dixjQFy2D1l5zyjpeIY2/Gd7YQ7ZVChyCIvhnqf0que3R7zag4iyqH+vsd
khcYMxD4nFdnc+68rpXEZmp0
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n352_6;
wire n344_6;
wire n341_6;
wire n527_13;
wire n10_4;
wire n356_4;
wire n356_5;
wire n581_7;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_14;
wire n265_13;
wire n265_14;
wire n265_15;
wire n268_12;
wire n271_14;
wire n468_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n544_6;
wire ff_write_10;
wire n544_7;
wire n342_10;
wire n316_13;
wire n353_9;
wire n468_17;
wire n259_16;
wire n390_6;
wire n302_5;
wire n810_8;
wire n387_5;
wire n356_7;
wire n274_11;
wire ff_write_12;
wire n383_6;
wire n371_6;
wire n471_13;
wire n271_16;
wire n529_11;
wire n523_26;
wire n917_6;
wire n342_13;
wire ff_main_timer_14_16;
wire n346_9;
wire n348_9;
wire n354_9;
wire n465_12;
wire n468_19;
wire n383_8;
wire ff_sdr_address_9_7;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT2 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s3.INIT=4'h8;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT2 n544_s1 (
    .F(n544_4),
    .I0(n527_13),
    .I1(n544_5) 
);
defparam n544_s1.INIT=4'hE;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_13),
    .I1(ff_write_9),
    .I2(n262_14),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05FC;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n265_14),
    .I2(n265_15),
    .I3(n245_6) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(n268_12) 
);
defparam n268_s7.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n265_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_17),
    .I2(n468_19),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF70;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_15),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_15),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_15),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_15),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_15),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_15),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_15),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_19) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n526_s10.INIT=8'h0B;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_10),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT4 n527_s7 (
    .F(n527_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5),
    .I3(ff_sdr_ready) 
);
defparam n527_s7.INIT=16'h00BF;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(n523_26),
    .I1(O_sdram_addr_d_5),
    .I2(n544_6),
    .I3(ff_sdr_ready) 
);
defparam n544_s2.INIT=16'h4F00;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_10),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=8'h10;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n271_14),
    .I1(ff_main_state[4]),
    .I2(ff_write_10),
    .I3(ff_main_state[3]) 
);
defparam n259_s8.INIT=16'h2C00;
  LUT2 n259_s9 (
    .F(n259_13),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s9.INIT=4'h8;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n271_14),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n259_s10.INIT=16'h7000;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s10.INIT=16'h8000;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT3 n265_s10 (
    .F(n265_14),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n265_s10.INIT=8'h01;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s11.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n271_14) 
);
defparam n268_s8.INIT=16'h0230;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_13) 
);
defparam n314_s5.INIT=8'h10;
  LUT2 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]) 
);
defparam n312_s5.INIT=4'h1;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n581_6),
    .I1(n544_7),
    .I2(ff_row_address[5]),
    .I3(n245_6) 
);
defparam n544_s3.INIT=16'h0777;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=16'hA331;
  LUT2 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]) 
);
defparam n544_s4.INIT=4'h4;
  LUT4 n342_s4 (
    .F(n342_10),
    .I0(n316_13),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer_12_9) 
);
defparam n342_s4.INIT=16'h0200;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n468_s10 (
    .F(n468_17),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n468_s10.INIT=16'h0EEE;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(n259_12),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n259_14) 
);
defparam n259_s11.INIT=16'hFFEA;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n390_s2.INIT=16'h1000;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_8),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n274_s6.INIT=16'hABAA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hABAA;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(n371_6),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s11.INIT=16'h1011;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n342_s6 (
    .F(n342_13),
    .I0(n342_10),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s6.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_16),
    .I0(n371_6),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n346_s3 (
    .F(n346_9),
    .I0(ff_main_timer_12_6),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s3.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_6),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n468_s11 (
    .F(n468_19),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n468_s11.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_13),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n346_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n172_5;
wire n124_6;
wire n128_6;
wire n131_6;
wire n131_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n112_89;
wire n114_89;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire ff_sending_8;
wire n128_9;
wire n102_96;
wire n105_92;
wire ff_state_5_10;
wire n172_7;
wire n106_93;
wire n108_84;
wire n132_10;
wire n302_10;
wire n303_10;
wire n306_10;
wire n307_10;
wire n308_10;
wire n309_10;
wire n310_10;
wire n311_10;
wire n313_10;
wire n314_10;
wire n315_10;
wire n316_10;
wire n317_10;
wire n318_10;
wire n319_10;
wire n321_9;
wire n132_12;
wire n133_9;
wire n135_9;
wire n119_88;
wire ff_send_data_23_33;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_12),
    .I1(n172_4),
    .I2(n132_10),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n133_9),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT3 n135_s2 (
    .F(n135_5),
    .I0(n133_9),
    .I1(n135_6),
    .I2(n135_9) 
);
defparam n135_s2.INIT=8'hF4;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n133_9) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_7) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_7) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_7) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_7) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_96),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT3 n119_s79 (
    .F(n119_85),
    .I0(n119_88),
    .I1(ff_count[4]),
    .I2(n133_6) 
);
defparam n119_s79.INIT=8'h14;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n135_9),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT3 n122_s80 (
    .F(n122_86),
    .I0(n119_88),
    .I1(ff_count[1]),
    .I2(ff_count[0]) 
);
defparam n122_s80.INIT=8'h41;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_10),
    .I1(ff_sending_7),
    .I2(n172_7) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(n172_5),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_count_12_s5.INIT=16'hC5FF;
  LUT3 n111_s81 (
    .F(n111_89),
    .I0(n128_6),
    .I1(ff_count[12]),
    .I2(n111_90) 
);
defparam n111_s81.INIT=8'h1C;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(n131_7),
    .I1(n112_89),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0708;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(n131_7),
    .I2(n114_89),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h3740;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_7),
    .I2(n131_6),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT2 n172_s2 (
    .F(n172_5),
    .I0(w_sending),
    .I1(ff_wr) 
);
defparam n172_s2.INIT=4'h4;
  LUT4 n124_s3 (
    .F(n124_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n131_7),
    .I3(n112_89) 
);
defparam n124_s3.INIT=16'h1000;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT2 n131_s3 (
    .F(n131_6),
    .I0(n112_89),
    .I1(n128_6) 
);
defparam n131_s3.INIT=4'h8;
  LUT4 n131_s4 (
    .F(n131_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n133_6) 
);
defparam n131_s4.INIT=16'h0100;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n133_6),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'hFE01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n131_6),
    .I1(ff_send_data_23_10),
    .I2(ff_send_data_23_11),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s4.INIT=16'h8000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 n111_s82 (
    .F(n111_90),
    .I0(ff_count[11]),
    .I1(n131_7),
    .I2(n112_89) 
);
defparam n111_s82.INIT=8'h40;
  LUT4 n112_s81 (
    .F(n112_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n112_s81.INIT=16'h0001;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s5.INIT=16'h1000;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT3 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam ff_send_data_23_s7.INIT=8'hE7;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[9]),
    .I1(n131_7),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s5.INIT=16'h0004;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT3 n172_s3 (
    .F(n172_7),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr) 
);
defparam n172_s3.INIT=8'h20;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(n131_7),
    .I1(n112_89),
    .I2(n128_6) 
);
defparam n132_s6.INIT=8'h80;
  LUT4 n302_s4 (
    .F(n302_10),
    .I0(ff_send_data[22]),
    .I1(ff_send_data[23]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n302_s4.INIT=16'h0A0C;
  LUT4 n303_s4 (
    .F(n303_10),
    .I0(ff_send_data[21]),
    .I1(ff_send_data[22]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n303_s4.INIT=16'h0A0C;
  LUT4 n306_s4 (
    .F(n306_10),
    .I0(ff_send_data[19]),
    .I1(ff_send_data[18]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n306_s4.INIT=16'h0C0A;
  LUT4 n307_s4 (
    .F(n307_10),
    .I0(ff_send_data[18]),
    .I1(ff_send_data[17]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n307_s4.INIT=16'h0C0A;
  LUT4 n308_s4 (
    .F(n308_10),
    .I0(ff_send_data[17]),
    .I1(ff_send_data[16]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n308_s4.INIT=16'h0C0A;
  LUT4 n309_s4 (
    .F(n309_10),
    .I0(ff_send_data[16]),
    .I1(ff_send_data[15]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n309_s4.INIT=16'h0C0A;
  LUT4 n310_s4 (
    .F(n310_10),
    .I0(ff_send_data[15]),
    .I1(ff_send_data[14]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n310_s4.INIT=16'h0C0A;
  LUT4 n311_s4 (
    .F(n311_10),
    .I0(ff_send_data[14]),
    .I1(ff_send_data[13]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n311_s4.INIT=16'h0C0A;
  LUT4 n313_s4 (
    .F(n313_10),
    .I0(ff_send_data[12]),
    .I1(ff_send_data[11]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n313_s4.INIT=16'h0C0A;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_send_data[11]),
    .I1(ff_send_data[10]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n314_s4.INIT=16'h0C0A;
  LUT4 n315_s4 (
    .F(n315_10),
    .I0(ff_send_data[10]),
    .I1(ff_send_data[9]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n315_s4.INIT=16'h0C0A;
  LUT4 n316_s4 (
    .F(n316_10),
    .I0(ff_send_data[9]),
    .I1(ff_send_data[8]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n316_s4.INIT=16'h0C0A;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(ff_send_data[8]),
    .I1(ff_send_data[7]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n317_s4.INIT=16'h0C0A;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_send_data[7]),
    .I1(ff_send_data[6]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n318_s4.INIT=16'h0C0A;
  LUT4 n319_s4 (
    .F(n319_10),
    .I0(ff_send_data[6]),
    .I1(ff_send_data[5]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n319_s4.INIT=16'h0C0A;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data[4]),
    .I2(w_green[4]),
    .I3(n172_7) 
);
defparam n321_s3.INIT=16'hF044;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s7.INIT=16'h1500;
  LUT4 n133_s5 (
    .F(n133_9),
    .I0(n172_4),
    .I1(n131_7),
    .I2(n112_89),
    .I3(n128_6) 
);
defparam n133_s5.INIT=16'h4000;
  LUT4 n135_s5 (
    .F(n135_9),
    .I0(n132_12),
    .I1(n131_7),
    .I2(n112_89),
    .I3(n128_6) 
);
defparam n135_s5.INIT=16'h8000;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(n132_12),
    .I1(n131_7),
    .I2(n112_89),
    .I3(n128_6) 
);
defparam n119_s81.INIT=16'h4000;
  LUT4 ff_send_data_23_s10 (
    .F(ff_send_data_23_33),
    .I0(n172_4),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(ff_send_data_23_9) 
);
defparam ff_send_data_23_s10.INIT=16'hFF20;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_33),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_33),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_33),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_33),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_7),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFC ff_send_data_23_s8 (
    .Q(ff_send_data[23]),
    .D(n302_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s8.INIT=1'b0;
  DFFC ff_send_data_22_s3 (
    .Q(ff_send_data[22]),
    .D(n303_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s3.INIT=1'b0;
  DFFC ff_send_data_19_s3 (
    .Q(ff_send_data[19]),
    .D(n306_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s3.INIT=1'b0;
  DFFC ff_send_data_18_s3 (
    .Q(ff_send_data[18]),
    .D(n307_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s3.INIT=1'b0;
  DFFC ff_send_data_17_s3 (
    .Q(ff_send_data[17]),
    .D(n308_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s3.INIT=1'b0;
  DFFC ff_send_data_16_s3 (
    .Q(ff_send_data[16]),
    .D(n309_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s3.INIT=1'b0;
  DFFC ff_send_data_15_s3 (
    .Q(ff_send_data[15]),
    .D(n310_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s3.INIT=1'b0;
  DFFC ff_send_data_14_s3 (
    .Q(ff_send_data[14]),
    .D(n311_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s3.INIT=1'b0;
  DFFC ff_send_data_12_s3 (
    .Q(ff_send_data[12]),
    .D(n313_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s3.INIT=1'b0;
  DFFC ff_send_data_11_s3 (
    .Q(ff_send_data[11]),
    .D(n314_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s3.INIT=1'b0;
  DFFC ff_send_data_10_s3 (
    .Q(ff_send_data[10]),
    .D(n315_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s3.INIT=1'b0;
  DFFC ff_send_data_9_s3 (
    .Q(ff_send_data[9]),
    .D(n316_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s3.INIT=1'b0;
  DFFC ff_send_data_8_s3 (
    .Q(ff_send_data[8]),
    .D(n317_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s3.INIT=1'b0;
  DFFC ff_send_data_7_s3 (
    .Q(ff_send_data[7]),
    .D(n318_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s3.INIT=1'b0;
  DFFC ff_send_data_6_s3 (
    .Q(ff_send_data[6]),
    .D(n319_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s3.INIT=1'b0;
  DFFC ff_send_data_4_s3 (
    .Q(ff_send_data[4]),
    .D(n321_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n49_7;
wire n47_7;
wire n45_7;
wire n472_6;
wire n60_8;
wire n57_8;
wire n54_8;
wire n51_8;
wire n298_11;
wire n240_11;
wire n51_10;
wire n57_10;
wire n60_10;
wire n65_9;
wire n48_9;
wire n67_8;
wire n43_9;
wire ff_counter_24_13;
wire n42_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_5),
    .I1(n472_4),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s3.INIT=16'hF8FF;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n61_7),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_10),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_10),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_10),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_10) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n55_7),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_7),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_10) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_10),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n54_7),
    .I1(n48_9),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(n47_7),
    .I2(ff_counter[20]) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(ff_counter[20]),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hFBF4;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_7),
    .I3(n472_6) 
);
defparam n472_s1.INIT=16'h1000;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(n63_7),
    .I1(n57_8),
    .I2(n60_8),
    .I3(n54_8) 
);
defparam n54_s2.INIT=16'h8000;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_8) 
);
defparam n49_s2.INIT=8'h10;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n54_7),
    .I3(n49_7) 
);
defparam n47_s2.INIT=16'h1000;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_7) 
);
defparam n45_s2.INIT=8'h10;
  LUT2 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n472_s3.INIT=4'h1;
  LUT3 n60_s3 (
    .F(n60_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]) 
);
defparam n60_s3.INIT=8'h01;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]) 
);
defparam n54_s3.INIT=8'h01;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s4 (
    .F(n51_10),
    .I0(n54_7),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n51_s4.INIT=16'h0002;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_10) 
);
defparam n57_s4.INIT=16'h0100;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n63_7),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n60_s4.INIT=16'h0002;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n48_s3 (
    .F(n48_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n51_8) 
);
defparam n48_s3.INIT=16'h0100;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(n472_4) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_13),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(n472_4) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s4 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s4.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire w_pulse2;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
