Release 14.7 reportgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

LAPTOP-JNVL8QQC::  Sun Jul 29 14:53:48 2018

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\reportgen.exe -intstyle ise -delay
-o bit_syn bit_syn.ncd 

Loading device for application Rf_Device from file '6vlx240t.nph' in environment
E:\Xilinx\14.7\ISE_DS\ISE\.
   "bit_syn" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -2
ReportGen:LoadDesign: 'bit_syn.ncd'
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.17 2013-10-13".

Generating Delay Report: bit_syn.dly


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        0.598
   The MAXIMUM PIN DELAY IS:                               9.900
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   4.546

   Listing Pin Delays by value: (nsec)

    d < 2.00   < d < 4.00  < d < 6.00  < d < 8.00  < d < 10.00  d >= 10.00
   ---------   ---------   ---------   ---------   ---------   ---------
       21076         298          27          22          19           0


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_div/clk_128_1_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y31| No   |  165 |  0.261     |  1.708      |
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGCTRL_X0Y0| No   |   10 |  0.017     |  1.524      |
+---------------------+--------------+------+------+------------+-------------+
|clk_div/clk_4_1_BUFG |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   |   45 |  0.100     |  1.546      |
+---------------------+--------------+------+------+------------+-------------+
|clk_div/clk_ip_1_BUF |              |      |      |            |             |
|                   G |BUFGCTRL_X0Y30| No   |  450 |  0.184     |  1.602      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.


Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

reportgen done!
