INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_sandbox/LVDS_sandbox.srcs/sources_1/new/clock_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_sandbox/LVDS_sandbox.srcs/sim_1/new/tb_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clock_gen
