DP_ADJUST_REQUEST_LANE0_1,VAR_0
DP_LANE0_1_STATUS,VAR_1
DP_LANE_ALIGN_STATUS_UPDATED,VAR_2
DP_TRAINING_LANE0_SET,VAR_3
EIO,VAR_4
FINISHED,VAR_5
MAX_EQ_LOOP,VAR_6
analogix_dp_channel_eq_ok,FUNC_0
analogix_dp_clock_recovery_ok,FUNC_1
analogix_dp_get_adjust_training_lane,FUNC_2
analogix_dp_get_lane_count,FUNC_3
analogix_dp_get_link_bandwidth,FUNC_4
analogix_dp_reduce_link_rate,FUNC_5
analogix_dp_set_lane_link_training,FUNC_6
analogix_dp_training_pattern_dis,FUNC_7
dev_dbg,FUNC_8
dev_err,FUNC_9
drm_dp_dpcd_read,FUNC_10
drm_dp_dpcd_readb,FUNC_11
drm_dp_dpcd_write,FUNC_12
usleep_range,FUNC_13
analogix_dp_process_equalizer_training,FUNC_14
dp,VAR_7
lane,VAR_8
lane_count,VAR_9
retval,VAR_10
reg,VAR_11
link_align,VAR_12
link_status,VAR_13
adjust_request,VAR_14
