Running: xsim.dir/tb_ram_systemverilog_behav/xsimk.exe -simmode gui -wdb tb_ram_systemverilog_behav.wdb -simrunnum 0 -socket 58752
Design successfully loaded
Design Loading Memory Usage: 6996 KB (Peak: 6996 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 9052 KB (Peak: 9052 KB)
Simulation CPU Usage: 0 ms
