Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 16 18:27:59 2023
| Host         : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.839ns  (logic 4.015ns (68.771%)  route 1.823ns (31.229%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867     7.127    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X109Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.459     7.586 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.823     9.410    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.966 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.966    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.839ns  (logic 4.015ns (68.771%)  route 1.823ns (31.229%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867     7.127    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X109Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.459     7.586 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.823     9.410    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.966 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.966    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             9.048ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.296ns  (logic 1.640ns (71.410%)  route 0.656ns (28.590%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X109Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.182     3.337 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.656     3.994    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.451 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.451    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  9.048    

Slack (MET) :             9.048ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.296ns  (logic 1.640ns (71.410%)  route 0.656ns (28.590%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X109Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.182     3.337 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.656     3.994    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.451 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.451    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  9.048    

Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.387ns  (logic 0.518ns (37.337%)  route 0.869ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.869   108.513    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.058   117.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.874    
                         arrival time                        -108.513    
  -------------------------------------------------------------------
                         slack                                  9.361    

Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.387ns  (logic 0.518ns (37.337%)  route 0.869ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.869   108.513    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.058   117.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.874    
                         arrival time                        -108.513    
  -------------------------------------------------------------------
                         slack                                  9.361    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.143ns  (logic 0.419ns (36.668%)  route 0.724ns (63.332%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.724   108.191    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.268   117.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.590    
                         arrival time                        -108.191    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.143ns  (logic 0.419ns (36.668%)  route 0.724ns (63.332%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.724   108.191    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X105Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.268   117.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.590    
                         arrival time                        -108.191    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.118ns  (logic 0.478ns (42.752%)  route 0.640ns (57.248%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.640   108.167    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.244   117.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.614    
                         arrival time                        -108.167    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.118ns  (logic 0.478ns (42.752%)  route 0.640ns (57.248%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.640   108.167    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X97Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.244   117.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.614    
                         arrival time                        -108.167    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.120ns  (logic 0.419ns (37.398%)  route 0.701ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.701   108.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X103Y93        FDCE (Setup_fdce_C_D)       -0.242   117.617    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.617    
                         arrival time                        -108.169    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.120ns  (logic 0.419ns (37.398%)  route 0.701ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.701   108.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X103Y93        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X103Y93        FDCE (Setup_fdce_C_D)       -0.242   117.617    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.617    
                         arrival time                        -108.169    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.928%)  route 0.563ns (54.072%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.563   108.166    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.229   117.629    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.629    
                         arrival time                        -108.166    
  -------------------------------------------------------------------
                         slack                                  9.463    

Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.928%)  route 0.563ns (54.072%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.563   108.166    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X105Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.229   117.629    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.629    
                         arrival time                        -108.166    
  -------------------------------------------------------------------
                         slack                                  9.463    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.649%)  route 0.665ns (61.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.665   108.133    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X103Y93        FDCE (Setup_fdce_C_D)       -0.253   117.606    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.606    
                         arrival time                        -108.133    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.649%)  route 0.665ns (61.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.665   108.133    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X103Y93        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X103Y93        FDCE (Setup_fdce_C_D)       -0.253   117.606    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.606    
                         arrival time                        -108.133    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.121ns  (logic 0.419ns (37.380%)  route 0.702ns (62.620%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.702   108.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.206   117.651    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.651    
                         arrival time                        -108.169    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.121ns  (logic 0.419ns (37.380%)  route 0.702ns (62.620%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.702   108.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X100Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.206   117.651    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.651    
                         arrival time                        -108.169    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.175%)  route 0.739ns (61.825%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.739   108.321    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.028   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.321    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.175%)  route 0.739ns (61.825%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.739   108.321    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X104Y96        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.028   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.321    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.704%)  route 0.616ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.616   108.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.201   117.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.656    
                         arrival time                        -108.142    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.704%)  route 0.616ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.616   108.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.201   117.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.656    
                         arrival time                        -108.142    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.605%)  route 0.670ns (56.395%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.670   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.045   117.813    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.813    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.605%)  route 0.670ns (56.395%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.670   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X96Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.045   117.813    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.813    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.594ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.084%)  route 0.559ns (51.916%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.559   108.203    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.061   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.203    
  -------------------------------------------------------------------
                         slack                                  9.594    

Slack (MET) :             9.594ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.084%)  route 0.559ns (51.916%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.559   108.203    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X105Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.061   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.203    
  -------------------------------------------------------------------
                         slack                                  9.594    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.956%)  route 0.498ns (51.044%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.498   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.230   117.627    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.627    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.956%)  route 0.498ns (51.044%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.498   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X101Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.230   117.627    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.627    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.568%)  route 0.486ns (50.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.486   108.012    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.238   117.619    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.619    
                         arrival time                        -108.012    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.568%)  route 0.486ns (50.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.486   108.012    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X101Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.238   117.619    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.619    
                         arrival time                        -108.012    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.538%)  route 0.645ns (55.461%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.645   108.212    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.031   117.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.827    
                         arrival time                        -108.212    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.538%)  route 0.645ns (55.461%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.645   108.212    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X96Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.031   117.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.827    
                         arrival time                        -108.212    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.696%)  route 0.484ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.484   108.010    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.230   117.628    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.628    
                         arrival time                        -108.010    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.696%)  route 0.484ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.478   107.526 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.484   108.010    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X97Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.230   117.628    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.628    
                         arrival time                        -108.010    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.065ns  (logic 0.518ns (48.629%)  route 0.547ns (51.371%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.547   108.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.081   117.776    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.776    
                         arrival time                        -108.113    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.065ns  (logic 0.518ns (48.629%)  route 0.547ns (51.371%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.547   108.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X101Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.081   117.776    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.776    
                         arrival time                        -108.113    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.587%)  route 0.615ns (57.413%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.615   108.118    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.061   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.118    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.587%)  route 0.615ns (57.413%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.615   108.118    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X97Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.061   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -108.118    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.799%)  route 0.635ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.635   108.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.028   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.139    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.799%)  route 0.635ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.635   108.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X104Y96        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.028   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.139    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.696%)  route 0.612ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y94        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.612   108.117    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.047   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -108.117    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.696%)  route 0.612ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y94        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.612   108.117    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X105Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.047   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -108.117    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             9.716ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.736%)  route 0.611ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.611   108.115    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.028   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.115    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.716ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.736%)  route 0.611ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.611   108.115    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X96Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.028   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.115    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.026ns  (logic 0.518ns (50.477%)  route 0.508ns (49.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.508   108.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.045   117.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.812    
                         arrival time                        -108.074    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.026ns  (logic 0.518ns (50.477%)  route 0.508ns (49.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.508   108.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X100Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.045   117.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.812    
                         arrival time                        -108.074    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.019ns  (logic 0.518ns (50.810%)  route 0.501ns (49.190%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.501   108.145    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.043   117.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.889    
                         arrival time                        -108.145    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.019ns  (logic 0.518ns (50.810%)  route 0.501ns (49.190%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.501   108.145    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.043   117.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.889    
                         arrival time                        -108.145    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.886%)  route 0.480ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.480   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.067   117.790    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.790    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.886%)  route 0.480ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.480   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X101Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X101Y92        FDCE (Setup_fdce_C_D)       -0.067   117.790    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.790    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.697%)  route 0.521ns (53.303%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.521   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.081   117.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.777    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.697%)  route 0.521ns (53.303%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.521   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X97Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X97Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)       -0.081   117.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.777    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.092%)  route 0.555ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X105Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDCE (Prop_fdce_C_Q)         0.456   107.505 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.555   108.061    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X104Y97        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X104Y97        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y97        FDCE (Setup_fdce_C_D)       -0.030   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.061    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.092%)  route 0.555ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X105Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDCE (Prop_fdce_C_Q)         0.456   107.505 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.555   108.061    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X104Y97        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X104Y97        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y97        FDCE (Setup_fdce_C_D)       -0.030   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.061    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.839ns  (logic 0.478ns (56.945%)  route 0.361ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.361   107.887    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.199   117.658    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.658    
                         arrival time                        -107.887    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.839ns  (logic 0.478ns (56.945%)  route 0.361ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.478   107.525 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.361   107.887    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X100Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.199   117.658    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.658    
                         arrival time                        -107.887    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.783ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.888%)  route 0.480ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.480   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.783ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.888%)  route 0.480ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDCE (Prop_fdce_C_Q)         0.518   107.565 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.480   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X100Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X100Y92        FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.794%)  route 0.335ns (41.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.205   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -107.939    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.794%)  route 0.335ns (41.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.205   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -107.939    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.818%)  route 0.335ns (41.182%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.204   117.728    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.728    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.790    

Slack (MET) :             9.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.818%)  route 0.335ns (41.182%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.204   117.728    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.728    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.790    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.440%)  route 0.451ns (46.560%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.451   108.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.047   117.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.810    
                         arrival time                        -108.018    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.440%)  route 0.451ns (46.560%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.451   108.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.047   117.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.810    
                         arrival time                        -108.018    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.806%)  route 0.482ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.482   108.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.016   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.048    
  -------------------------------------------------------------------
                         slack                                  9.793    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.806%)  route 0.482ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.482   108.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.016   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.048    
  -------------------------------------------------------------------
                         slack                                  9.793    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.930%)  route 0.495ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.495   108.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X105Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X105Y96        FDCE (Setup_fdce_C_D)       -0.061   117.798    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.798    
                         arrival time                        -108.000    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.930%)  route 0.495ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.495   108.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X105Y96        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X105Y96        FDCE (Setup_fdce_C_D)       -0.061   117.798    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.798    
                         arrival time                        -108.000    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.091%)  route 0.473ns (50.909%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y94        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.473   107.977    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.081   117.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.777    
                         arrival time                        -107.977    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.091%)  route 0.473ns (50.909%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y94        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.473   107.977    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X105Y92        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)       -0.081   117.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.777    
                         arrival time                        -107.977    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.663%)  route 0.447ns (46.337%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.447   108.014    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.043   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.014    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.663%)  route 0.447ns (46.337%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.447   108.014    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.043   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.014    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.188   117.744    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.744    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.478   107.603 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.188   117.744    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.744    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.681%)  route 0.481ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.481   107.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.985    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.681%)  route 0.481ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.481   107.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X104Y96        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.985    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.846ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.672%)  route 0.481ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.481   107.984    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.028   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -107.984    
  -------------------------------------------------------------------
                         slack                                  9.846    

Slack (MET) :             9.846ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.672%)  route 0.481ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 118.463 - 120.000 ) 
    Source Clock Delay      (SCD):    7.047ns = ( 107.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.787   107.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y95         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y95         FDCE (Prop_fdce_C_Q)         0.456   107.503 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.481   107.984    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X96Y93         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.608   118.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.463    
                         clock uncertainty           -0.605   117.858    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)       -0.028   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -107.984    
  -------------------------------------------------------------------
                         slack                                  9.846    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.518ns (57.737%)  route 0.379ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.379   107.946    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.518ns (57.737%)  route 0.379ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.379   107.946    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.781%)  route 0.334ns (39.219%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y95        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.334   107.901    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.901    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.781%)  route 0.334ns (39.219%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y95        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.334   107.901    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X102Y93        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.901    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.923ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.373%)  route 0.340ns (39.627%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.340   107.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -107.907    
  -------------------------------------------------------------------
                         slack                                  9.923    

Slack (MET) :             9.923ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.373%)  route 0.340ns (39.627%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 118.462 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y93         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y93         FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.340   107.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X98Y92         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.607   118.462    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y92         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.462    
                         clock uncertainty           -0.605   117.857    
    SLICE_X98Y92         FDCE (Setup_fdce_C_D)       -0.028   117.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.829    
                         arrival time                        -107.907    
  -------------------------------------------------------------------
                         slack                                  9.923    

Slack (MET) :             9.927ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.781%)  route 0.334ns (39.219%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y95        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDCE (Prop_fdce_C_Q)         0.518   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.334   107.901    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.031   117.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.828    
                         arrival time                        -107.901    
  -------------------------------------------------------------------
                         slack                                  9.927    

Slack (MET) :             9.927ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.781%)  route 0.334ns (39.219%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y95        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDCE (Prop_fdce_C_Q)         0.518   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.334   107.901    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X102Y93        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y93        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.031   117.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.828    
                         arrival time                        -107.901    
  -------------------------------------------------------------------
                         slack                                  9.927    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.331   107.974    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.028   117.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.904    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y92        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.331   107.974    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X108Y91        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y91        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)       -0.028   117.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.904    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.988ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.792ns  (logic 0.456ns (57.579%)  route 0.336ns (42.421%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.336   107.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.031   117.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.828    
                         arrival time                        -107.840    
  -------------------------------------------------------------------
                         slack                                  9.988    

Slack (MET) :             9.988ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.792ns  (logic 0.456ns (57.579%)  route 0.336ns (42.421%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.336   107.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X104Y96        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y96        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)       -0.031   117.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.828    
                         arrival time                        -107.840    
  -------------------------------------------------------------------
                         slack                                  9.988    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 4.379ns (14.987%)  route 24.840ns (85.013%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.669    -1.023    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y3          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    -0.505 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q
                         net (fo=99, routed)          1.690     1.184    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.308 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     1.308    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X23Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     1.525 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_3/O
                         net (fo=24, routed)          1.754     3.280    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.299     3.579 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaku]_i_4/O
                         net (fo=58, routed)          2.234     5.812    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.964 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27/O
                         net (fo=2, routed)           0.584     6.549    i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_27_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.326     6.875 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=4, routed)           1.397     8.271    i_ariane/ex_stage_i/csr_buffer_i/perf_counter_q_reg[2822][21]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=5, routed)           1.158     9.554    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.150     9.704 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7/O
                         net (fo=1, routed)           0.441    10.145    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_7_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.326    10.471 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=58, routed)          0.938    11.409    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.533 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=69, routed)          1.926    13.459    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X85Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.857    14.440    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I3_O)        0.124    14.564 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          2.172    16.735    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.859 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83/O
                         net (fo=1, routed)           0.000    16.859    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_83_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.209    17.068 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.358    17.426    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.297    17.723 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.672    18.396    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.520 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.320    18.840    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I2_O)        0.124    18.964 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    19.371    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    19.495 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.999    20.494    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.124    20.618 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.763    21.381    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124    21.505 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4/O
                         net (fo=1, routed)           0.264    21.769    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           1.515    23.408    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124    23.532 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.402    24.934    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124    25.058 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.182    26.239    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.149    26.388 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.808    28.196    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22433, routed)       1.561    38.416    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C
                         clock pessimism              0.467    38.883    
                         clock uncertainty           -0.089    38.794    
    SLICE_X80Y8          FDCE (Setup_fdce_C_CE)      -0.413    38.381    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 10.186    




