Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b80168380974533a6e7aee0716d6503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sw on this module [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sim_1/new/tb.v:45]
ERROR: [VRFC 10-2063] Module <i2c> not found while processing module instance <master> [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/top.v:24]
ERROR: [VRFC 10-2063] Module <clk> not found while processing module instance <cgen> [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/top.v:34]
ERROR: [VRFC 10-2063] Module <seven_seg> not found while processing module instance <seg_instance> [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/top.v:42]
ERROR: [VRFC 10-2063] Module <pwm> not found while processing module instance <pwm_instance> [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/top.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
