
C:\Users\JeffKarle\AppData\Local\Temp\VMBuilds\peak\teensy40\Debug/peak.ino.elf:     file format elf32-littlearm


Disassembly of section .text.progmem:

60000000 <FlexSPI_NOR_Config>:
60000000:	46 43 46 42 00 00 01 56 00 00 00 00 01 01 02 00     FCFB...V........
	...
60000044:	01 04 03 00 00 00 00 00 00 00 00 00 00 00 20 00     .............. .
	...
60000080:	eb 04 18 0a 06 32 04 26 00 00 00 00 00 00 00 00     .....2.&........
60000090:	05 04 04 24 00 00 00 00 00 00 00 00 00 00 00 00     ...$............
	...
600000b0:	06 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
600000d0:	20 04 18 08 00 00 00 00 00 00 00 00 00 00 00 00      ...............
	...
60000100:	d8 04 18 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
60000110:	02 04 18 08 04 20 00 00 00 00 00 00 00 00 00 00     ..... ..........
	...
60000130:	60 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00     `...............
	...
600001c0:	00 01 00 00 00 10 00 00 01 00 00 00 00 00 00 00     ................
600001d0:	00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
60000200:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000210:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000220:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000230:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000240:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000250:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000260:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000270:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000280:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000290:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000300:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000310:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000320:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000330:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000340:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000350:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000360:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000370:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000380:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000390:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000400:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000410:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000420:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000430:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000440:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000450:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000460:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000470:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000480:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000490:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000500:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000510:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000520:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000530:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000540:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000550:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000560:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000570:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000580:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000590:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000600:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000610:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000620:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000630:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000640:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000650:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000660:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000670:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000680:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000690:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000700:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000710:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000720:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000730:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000740:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000750:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000760:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000770:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000780:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000790:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000800:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000810:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000820:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000830:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000840:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000850:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000860:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000870:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000880:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000890:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000900:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000910:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000920:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000930:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000940:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000950:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000960:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000970:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000980:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000990:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000aa0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ab0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ac0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ad0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ae0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000af0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ba0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000be0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bf0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ca0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ce0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cf0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000da0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000db0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000dc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000dd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000de0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000df0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ea0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000eb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ec0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ed0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ee0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ef0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fa0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fe0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ff0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................

60001000 <ImageVectorTable>:
60001000:	d1 00 20 40 2c 10 00 60 00 00 00 00 00 00 00 00     .. @,..`........
60001010:	20 10 00 60 00 10 00 60 00 00 00 00 00 00 00 00      ..`...`........

60001020 <BootData>:
60001020:	00 00 00 60 50 ce 00 00 00 00 00 00                 ...`P.......

6000102c <vector_table>:
6000102c:	00 00 01 20 35 10 00 60                             ... 5..`

60001034 <ResetHandler>:
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001034:	4b76      	ldr	r3, [pc, #472]	; (60001210 <ResetHandler+0x1dc>)
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001036:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103a:	4a76      	ldr	r2, [pc, #472]	; (60001214 <ResetHandler+0x1e0>)
	IOMUXC_GPR_GPR16 = 0x00200007;
6000103c:	4876      	ldr	r0, [pc, #472]	; (60001218 <ResetHandler+0x1e4>)
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103e:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001040:	6418      	str	r0, [r3, #64]	; 0x40
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001042:	4a76      	ldr	r2, [pc, #472]	; (6000121c <ResetHandler+0x1e8>)
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001044:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001046:	4695      	mov	sp, r2
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001048:	4a75      	ldr	r2, [pc, #468]	; (60001220 <ResetHandler+0x1ec>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
6000104a:	f503 3330 	add.w	r3, r3, #180224	; 0x2c000
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
6000104e:	4975      	ldr	r1, [pc, #468]	; (60001224 <ResetHandler+0x1f0>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001050:	2008      	movs	r0, #8
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001052:	428a      	cmp	r2, r1
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001054:	f8c3 0154 	str.w	r0, [r3, #340]	; 0x154
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001058:	d00f      	beq.n	6000107a <ResetHandler+0x46>
	while (dest < dest_end) {
6000105a:	4b73      	ldr	r3, [pc, #460]	; (60001228 <ResetHandler+0x1f4>)
6000105c:	429a      	cmp	r2, r3
6000105e:	d20c      	bcs.n	6000107a <ResetHandler+0x46>
60001060:	43d4      	mvns	r4, r2
60001062:	4608      	mov	r0, r1
60001064:	4423      	add	r3, r4
60001066:	f023 0303 	bic.w	r3, r3, #3
6000106a:	3304      	adds	r3, #4
6000106c:	440b      	add	r3, r1
		*dest++ = *src++;
6000106e:	f850 1b04 	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001072:	4298      	cmp	r0, r3
		*dest++ = *src++;
60001074:	f842 1b04 	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001078:	d1f9      	bne.n	6000106e <ResetHandler+0x3a>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
6000107a:	4a6c      	ldr	r2, [pc, #432]	; (6000122c <ResetHandler+0x1f8>)
6000107c:	496c      	ldr	r1, [pc, #432]	; (60001230 <ResetHandler+0x1fc>)
6000107e:	428a      	cmp	r2, r1
60001080:	d00f      	beq.n	600010a2 <ResetHandler+0x6e>
	while (dest < dest_end) {
60001082:	4b6c      	ldr	r3, [pc, #432]	; (60001234 <ResetHandler+0x200>)
60001084:	429a      	cmp	r2, r3
60001086:	d20c      	bcs.n	600010a2 <ResetHandler+0x6e>
60001088:	43d4      	mvns	r4, r2
6000108a:	4608      	mov	r0, r1
6000108c:	4423      	add	r3, r4
6000108e:	f023 0303 	bic.w	r3, r3, #3
60001092:	3304      	adds	r3, #4
60001094:	440b      	add	r3, r1
		*dest++ = *src++;
60001096:	f850 1b04 	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
6000109a:	4298      	cmp	r0, r3
		*dest++ = *src++;
6000109c:	f842 1b04 	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
600010a0:	d1f9      	bne.n	60001096 <ResetHandler+0x62>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
600010a2:	4a65      	ldr	r2, [pc, #404]	; (60001238 <ResetHandler+0x204>)
600010a4:	4b65      	ldr	r3, [pc, #404]	; (6000123c <ResetHandler+0x208>)
600010a6:	429a      	cmp	r2, r3
600010a8:	d20b      	bcs.n	600010c2 <ResetHandler+0x8e>
600010aa:	43d0      	mvns	r0, r2
600010ac:	4611      	mov	r1, r2
		*dest++ = 0;
600010ae:	2400      	movs	r4, #0
600010b0:	4403      	add	r3, r0
600010b2:	f023 0303 	bic.w	r3, r3, #3
600010b6:	3304      	adds	r3, #4
600010b8:	4413      	add	r3, r2
600010ba:	f841 4b04 	str.w	r4, [r1], #4
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
600010be:	428b      	cmp	r3, r1
600010c0:	d1fb      	bne.n	600010ba <ResetHandler+0x86>
	memory_copy(&_stext, &_stextload, &_etext);
	memory_copy(&_sdata, &_sdataload, &_edata);
	memory_clear(&_sbss, &_ebss);

	// enable FPU
	SCB_CPACR = 0x00F00000;
600010c2:	4a5f      	ldr	r2, [pc, #380]	; (60001240 <ResetHandler+0x20c>)
600010c4:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
600010c8:	4b5e      	ldr	r3, [pc, #376]	; (60001244 <ResetHandler+0x210>)
600010ca:	6011      	str	r1, [r2, #0]
600010cc:	f503 7130 	add.w	r1, r3, #704	; 0x2c0
600010d0:	4a5d      	ldr	r2, [pc, #372]	; (60001248 <ResetHandler+0x214>)

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
600010d2:	f843 2f04 	str.w	r2, [r3, #4]!
600010d6:	4299      	cmp	r1, r3
600010d8:	d1fb      	bne.n	600010d2 <ResetHandler+0x9e>
600010da:	4b5c      	ldr	r3, [pc, #368]	; (6000124c <ResetHandler+0x218>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600010dc:	2180      	movs	r1, #128	; 0x80
600010de:	4a5c      	ldr	r2, [pc, #368]	; (60001250 <ResetHandler+0x21c>)
600010e0:	f803 1b01 	strb.w	r1, [r3], #1
600010e4:	4293      	cmp	r3, r2
600010e6:	d1fb      	bne.n	600010e0 <ResetHandler+0xac>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600010e8:	4c5a      	ldr	r4, [pc, #360]	; (60001254 <ResetHandler+0x220>)
600010ea:	f04f 3780 	mov.w	r7, #2155905152	; 0x80808080
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600010ee:	4e5a      	ldr	r6, [pc, #360]	; (60001258 <ResetHandler+0x224>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600010f0:	f04f 32ff 	mov.w	r2, #4294967295
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
600010f4:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 60001298 <ResetHandler+0x264>
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
600010f8:	2500      	movs	r5, #0

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600010fa:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 6000129c <ResetHandler+0x268>
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600010fe:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 600012a0 <ResetHandler+0x26c>
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
60001102:	4b56      	ldr	r3, [pc, #344]	; (6000125c <ResetHandler+0x228>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001104:	4942      	ldr	r1, [pc, #264]	; (60001210 <ResetHandler+0x1dc>)
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
60001106:	f8c3 a000 	str.w	sl, [r3]
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
6000110a:	f8c4 7104 	str.w	r7, [r4, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
6000110e:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
60001112:	f8c4 70f4 	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
60001116:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
6000111a:	69f3      	ldr	r3, [r6, #28]
6000111c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001124:	61f3      	str	r3, [r6, #28]
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
60001126:	6a73      	ldr	r3, [r6, #36]	; 0x24
60001128:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
6000112c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001130:	6273      	str	r3, [r6, #36]	; 0x24

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001132:	668a      	str	r2, [r1, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
60001134:	66ca      	str	r2, [r1, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001136:	670a      	str	r2, [r1, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001138:	674a      	str	r2, [r1, #116]	; 0x74
	// must enable PRINT_DEBUG_STUFF in debug/print.h
	printf_debug_init();
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
6000113a:	f000 f8e1 	bl	60001300 <configure_cache>
extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
6000113e:	4a48      	ldr	r2, [pc, #288]	; (60001260 <ResetHandler+0x22c>)
60001140:	2063      	movs	r0, #99	; 0x63
	SYST_CVR = 0;
60001142:	4b48      	ldr	r3, [pc, #288]	; (60001264 <ResetHandler+0x230>)
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
60001144:	4948      	ldr	r1, [pc, #288]	; (60001268 <ResetHandler+0x234>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001146:	6010      	str	r0, [r2, #0]
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001148:	2203      	movs	r2, #3
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
6000114a:	601d      	str	r5, [r3, #0]
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
6000114c:	f8ca 1038 	str.w	r1, [sl, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001150:	f843 2c08 	str.w	r2, [r3, #-8]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001154:	4945      	ldr	r1, [pc, #276]	; (6000126c <ResetHandler+0x238>)
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
60001156:	4a46      	ldr	r2, [pc, #280]	; (60001270 <ResetHandler+0x23c>)

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
60001158:	4846      	ldr	r0, [pc, #280]	; (60001274 <ResetHandler+0x240>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000115a:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
6000115e:	680b      	ldr	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001160:	4a45      	ldr	r2, [pc, #276]	; (60001278 <ResetHandler+0x244>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
60001166:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000116a:	4844      	ldr	r0, [pc, #272]	; (6000127c <ResetHandler+0x248>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
6000116c:	600b      	str	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000116e:	6813      	ldr	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001170:	4943      	ldr	r1, [pc, #268]	; (60001280 <ResetHandler+0x24c>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001172:	f043 0301 	orr.w	r3, r3, #1
60001176:	6013      	str	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001178:	6803      	ldr	r3, [r0, #0]
6000117a:	600b      	str	r3, [r1, #0]
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
	configure_systick();
	usb_pll_start();	
6000117c:	f000 f93c 	bl	600013f8 <usb_pll_start>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001180:	f8c4 7104 	str.w	r7, [r4, #260]	; 0x104
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
60001184:	483f      	ldr	r0, [pc, #252]	; (60001284 <ResetHandler+0x250>)

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001186:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000118a:	f8c4 70f4 	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000118e:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
60001192:	f000 fcd9 	bl	60001b48 <__set_arm_clock_veneer>
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?
60001196:	bf00      	nop
60001198:	bf00      	nop
6000119a:	bf00      	nop
6000119c:	bf00      	nop

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000119e:	6ef1      	ldr	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
600011a0:	4a39      	ldr	r2, [pc, #228]	; (60001288 <ResetHandler+0x254>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
600011a2:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
	PIT_TCTRL1 = 0;
	PIT_TCTRL2 = 0;
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
600011a6:	4b39      	ldr	r3, [pc, #228]	; (6000128c <ResetHandler+0x258>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
600011a8:	66f1      	str	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
600011aa:	6015      	str	r5, [r2, #0]
	PIT_TCTRL0 = 0;
600011ac:	f8c2 5108 	str.w	r5, [r2, #264]	; 0x108
	PIT_TCTRL1 = 0;
600011b0:	f8c2 5118 	str.w	r5, [r2, #280]	; 0x118
	PIT_TCTRL2 = 0;
600011b4:	f8c2 5128 	str.w	r5, [r2, #296]	; 0x128
	PIT_TCTRL3 = 0;
600011b8:	f8c2 5138 	str.w	r5, [r2, #312]	; 0x138

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
600011bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
600011be:	07d2      	lsls	r2, r2, #31
600011c0:	d408      	bmi.n	600011d4 <ResetHandler+0x1a0>
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011c2:	f642 6215 	movw	r2, #11797	; 0x2e15
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
600011c6:	4932      	ldr	r1, [pc, #200]	; (60001290 <ResetHandler+0x25c>)
600011c8:	6559      	str	r1, [r3, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011ca:	651a      	str	r2, [r3, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
600011cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
600011ce:	f042 0201 	orr.w	r2, r2, #1
600011d2:	639a      	str	r2, [r3, #56]	; 0x38
	}
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600011d4:	4a2d      	ldr	r2, [pc, #180]	; (6000128c <ResetHandler+0x258>)
600011d6:	4c2f      	ldr	r4, [pc, #188]	; (60001294 <ResetHandler+0x260>)
600011d8:	6893      	ldr	r3, [r2, #8]
600011da:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600011de:	6093      	str	r3, [r2, #8]

#ifdef ARDUINO_TEENSY41
	configure_external_ram();
#endif
	startup_early_hook();
600011e0:	f000 fc96 	bl	60001b10 <__startup_early_hook_veneer>
extern volatile uint32_t systick_millis_count;

static inline uint32_t millis(void) __attribute__((always_inline, unused));
static inline uint32_t millis(void)
{
	return systick_millis_count;
600011e4:	6823      	ldr	r3, [r4, #0]
	while (millis() < 20) ; // wait at least 20ms before starting USB
600011e6:	2b13      	cmp	r3, #19
600011e8:	d9fc      	bls.n	600011e4 <ResetHandler+0x1b0>
	usb_init();
600011ea:	f000 f9c5 	bl	60001578 <usb_init>
	analog_init();
600011ee:	f000 fa71 	bl	600016d4 <analog_init>
	pwm_init();
600011f2:	f000 fc91 	bl	60001b18 <__pwm_init_veneer>
	tempmon_init();
600011f6:	f000 f931 	bl	6000145c <tempmon_init>

	startup_late_hook();
600011fa:	f000 fc95 	bl	60001b28 <__startup_late_hook_veneer>
600011fe:	6823      	ldr	r3, [r4, #0]
	while (millis() < 300) ; // wait at least 300ms before calling user code
60001200:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
60001204:	d3fb      	bcc.n	600011fe <ResetHandler+0x1ca>
	//printf("before C++ constructors\n");
	__libc_init_array();
60001206:	f000 fc7f 	bl	60001b08 <____libc_init_array_veneer>
	//printf("after C++ constructors\n");
	//printf("before setup\n");
	main();
6000120a:	f000 fc99 	bl	60001b40 <__main_veneer>
6000120e:	e7fe      	b.n	6000120e <ResetHandler+0x1da>
60001210:	400ac000 	.word	0x400ac000
60001214:	aaaaaaab 	.word	0xaaaaaaab
60001218:	00200007 	.word	0x00200007
6000121c:	20078000 	.word	0x20078000
60001220:	00000000 	.word	0x00000000
60001224:	60001bd0 	.word	0x60001bd0
60001228:	00006420 	.word	0x00006420
6000122c:	20000000 	.word	0x20000000
60001230:	60007ffc 	.word	0x60007ffc
60001234:	20004e60 	.word	0x20004e60
60001238:	20004e60 	.word	0x20004e60
6000123c:	200092c0 	.word	0x200092c0
60001240:	e000ed88 	.word	0xe000ed88
60001244:	20006ffc 	.word	0x20006ffc
60001248:	00003aad 	.word	0x00003aad
6000124c:	e000e400 	.word	0xe000e400
60001250:	e000e4a0 	.word	0xe000e4a0
60001254:	400d8000 	.word	0x400d8000
60001258:	400fc000 	.word	0x400fc000
6000125c:	e000ed08 	.word	0xe000ed08
60001260:	e000e014 	.word	0xe000e014
60001264:	e000e018 	.word	0xe000e018
60001268:	000050b5 	.word	0x000050b5
6000126c:	e000edfc 	.word	0xe000edfc
60001270:	20200000 	.word	0x20200000
60001274:	000051b9 	.word	0x000051b9
60001278:	e0001000 	.word	0xe0001000
6000127c:	e0001004 	.word	0xe0001004
60001280:	20006b44 	.word	0x20006b44
60001284:	23c34600 	.word	0x23c34600
60001288:	40084000 	.word	0x40084000
6000128c:	400d4000 	.word	0x400d4000
60001290:	56c00000 	.word	0x56c00000
60001294:	20006b4c 	.word	0x20006b4c
60001298:	20007000 	.word	0x20007000
6000129c:	2018101b 	.word	0x2018101b
600012a0:	13110d0c 	.word	0x13110d0c

600012a4 <set_audioClock(int, long, unsigned long, bool)>:
#if defined(__IMXRT1052__) || defined(__IMXRT1062__)
#include "imxrt_hw.h"

FLASHMEM
void set_audioClock(int nfact, int32_t nmult, uint32_t ndiv, bool force) // sets PLL4
{
600012a4:	b410      	push	{r4}
	if (!force && (CCM_ANALOG_PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_ENABLE)) return;
600012a6:	b91b      	cbnz	r3, 600012b0 <set_audioClock(int, long, unsigned long, bool)+0xc>
600012a8:	4b13      	ldr	r3, [pc, #76]	; (600012f8 <set_audioClock(int, long, unsigned long, bool)+0x54>)
600012aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
600012ac:	049b      	lsls	r3, r3, #18
600012ae:	d420      	bmi.n	600012f2 <set_audioClock(int, long, unsigned long, bool)+0x4e>

	CCM_ANALOG_PLL_AUDIO = CCM_ANALOG_PLL_AUDIO_BYPASS | CCM_ANALOG_PLL_AUDIO_ENABLE
			     | CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT(2) // 2: 1/4; 1: 1/2; 0: 1/1
			     | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(nfact);
600012b0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
600012b4:	4b10      	ldr	r3, [pc, #64]	; (600012f8 <set_audioClock(int, long, unsigned long, bool)+0x54>)

	CCM_ANALOG_PLL_AUDIO_NUM   = nmult & CCM_ANALOG_PLL_AUDIO_NUM_MASK;
	CCM_ANALOG_PLL_AUDIO_DENOM = ndiv & CCM_ANALOG_PLL_AUDIO_DENOM_MASK;
600012b6:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000

	CCM_ANALOG_PLL_AUDIO = CCM_ANALOG_PLL_AUDIO_BYPASS | CCM_ANALOG_PLL_AUDIO_ENABLE
			     | CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT(2) // 2: 1/4; 1: 1/2; 0: 1/1
			     | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(nfact);

	CCM_ANALOG_PLL_AUDIO_NUM   = nmult & CCM_ANALOG_PLL_AUDIO_NUM_MASK;
600012ba:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
{
	if (!force && (CCM_ANALOG_PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_ENABLE)) return;

	CCM_ANALOG_PLL_AUDIO = CCM_ANALOG_PLL_AUDIO_BYPASS | CCM_ANALOG_PLL_AUDIO_ENABLE
			     | CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT(2) // 2: 1/4; 1: 1/2; 0: 1/1
			     | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(nfact);
600012be:	f440 1089 	orr.w	r0, r0, #1122304	; 0x112000

	CCM_ANALOG_PLL_AUDIO_NUM   = nmult & CCM_ANALOG_PLL_AUDIO_NUM_MASK;
	CCM_ANALOG_PLL_AUDIO_DENOM = ndiv & CCM_ANALOG_PLL_AUDIO_DENOM_MASK;
	
	CCM_ANALOG_PLL_AUDIO &= ~CCM_ANALOG_PLL_AUDIO_POWERDOWN;//Switch on PLL
	while (!(CCM_ANALOG_PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_LOCK)) {}; //Wait for pll-lock
600012c2:	461c      	mov	r4, r3
{
	if (!force && (CCM_ANALOG_PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_ENABLE)) return;

	CCM_ANALOG_PLL_AUDIO = CCM_ANALOG_PLL_AUDIO_BYPASS | CCM_ANALOG_PLL_AUDIO_ENABLE
			     | CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT(2) // 2: 1/4; 1: 1/2; 0: 1/1
			     | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(nfact);
600012c4:	6718      	str	r0, [r3, #112]	; 0x70

	CCM_ANALOG_PLL_AUDIO_NUM   = nmult & CCM_ANALOG_PLL_AUDIO_NUM_MASK;
600012c6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	CCM_ANALOG_PLL_AUDIO_DENOM = ndiv & CCM_ANALOG_PLL_AUDIO_DENOM_MASK;
600012ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	
	CCM_ANALOG_PLL_AUDIO &= ~CCM_ANALOG_PLL_AUDIO_POWERDOWN;//Switch on PLL
600012ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
600012d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
600012d4:	671a      	str	r2, [r3, #112]	; 0x70
	while (!(CCM_ANALOG_PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_LOCK)) {}; //Wait for pll-lock
600012d6:	6f23      	ldr	r3, [r4, #112]	; 0x70
600012d8:	4a07      	ldr	r2, [pc, #28]	; (600012f8 <set_audioClock(int, long, unsigned long, bool)+0x54>)
600012da:	2b00      	cmp	r3, #0
600012dc:	dafb      	bge.n	600012d6 <set_audioClock(int, long, unsigned long, bool)+0x32>
	
	const int div_post_pll = 1; // other values: 2,4
	CCM_ANALOG_MISC2 &= ~(CCM_ANALOG_MISC2_DIV_MSB | CCM_ANALOG_MISC2_DIV_LSB);
600012de:	f8d2 1170 	ldr.w	r1, [r2, #368]	; 0x170
600012e2:	4b06      	ldr	r3, [pc, #24]	; (600012fc <set_audioClock(int, long, unsigned long, bool)+0x58>)
600012e4:	400b      	ands	r3, r1
600012e6:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
	if(div_post_pll>1) CCM_ANALOG_MISC2 |= CCM_ANALOG_MISC2_DIV_LSB;
	if(div_post_pll>3) CCM_ANALOG_MISC2 |= CCM_ANALOG_MISC2_DIV_MSB;
	
	CCM_ANALOG_PLL_AUDIO &= ~CCM_ANALOG_PLL_AUDIO_BYPASS;//Disable Bypass
600012ea:	6f13      	ldr	r3, [r2, #112]	; 0x70
600012ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
600012f0:	6713      	str	r3, [r2, #112]	; 0x70
}
600012f2:	f85d 4b04 	ldr.w	r4, [sp], #4
600012f6:	4770      	bx	lr
600012f8:	400d8000 	.word	0x400d8000
600012fc:	ff7f7fff 	.word	0xff7f7fff

60001300 <configure_cache>:
#define SIZE_2G		(SCB_MPU_RASR_SIZE(30) | SCB_MPU_RASR_ENABLE)
#define SIZE_4G		(SCB_MPU_RASR_SIZE(31) | SCB_MPU_RASR_ENABLE)
#define REGION(n)	(SCB_MPU_RBAR_REGION(n) | SCB_MPU_RBAR_VALID)

FLASHMEM void configure_cache(void)
{
60001300:	b5f0      	push	{r4, r5, r6, r7, lr}
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001302:	4a28      	ldr	r2, [pc, #160]	; (600013a4 <configure_cache+0xa4>)
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
60001304:	2000      	movs	r0, #0

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
60001306:	4b28      	ldr	r3, [pc, #160]	; (600013a8 <configure_cache+0xa8>)
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001308:	f04f 0c10 	mov.w	ip, #16
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
6000130c:	4c27      	ldr	r4, [pc, #156]	; (600013ac <configure_cache+0xac>)

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
6000130e:	2711      	movs	r7, #17

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
60001310:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 600013ec <configure_cache+0xec>
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
60001314:	2612      	movs	r6, #18
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
60001316:	6020      	str	r0, [r4, #0]
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;

	// TODO: protect access to power supply config

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001318:	2501      	movs	r5, #1
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
6000131a:	f8c2 c000 	str.w	ip, [r2]
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000131e:	f8c3 e000 	str.w	lr, [r3]
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001322:	6017      	str	r7, [r2, #0]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
60001324:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 600013f0 <configure_cache+0xf0>

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
60001328:	4f21      	ldr	r7, [pc, #132]	; (600013b0 <configure_cache+0xb0>)
	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
6000132a:	f8c3 e000 	str.w	lr, [r3]

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
6000132e:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
60001330:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
60001332:	4e20      	ldr	r6, [pc, #128]	; (600013b4 <configure_cache+0xb4>)
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
60001334:	4f20      	ldr	r7, [pc, #128]	; (600013b8 <configure_cache+0xb8>)
	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
60001336:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
60001338:	4920      	ldr	r1, [pc, #128]	; (600013bc <configure_cache+0xbc>)
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
6000133a:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
6000133c:	4e20      	ldr	r6, [pc, #128]	; (600013c0 <configure_cache+0xc0>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
6000133e:	f041 0115 	orr.w	r1, r1, #21

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
60001342:	4f20      	ldr	r7, [pc, #128]	; (600013c4 <configure_cache+0xc4>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
60001344:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
60001346:	601f      	str	r7, [r3, #0]
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
60001348:	f507 3740 	add.w	r7, r7, #196608	; 0x30000

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
6000134c:	4e1e      	ldr	r6, [pc, #120]	; (600013c8 <configure_cache+0xc8>)
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
6000134e:	6011      	str	r1, [r2, #0]
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
60001350:	3702      	adds	r7, #2

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
60001352:	601e      	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
60001354:	f8df e09c 	ldr.w	lr, [pc, #156]	; 600013f4 <configure_cache+0xf4>
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
60001358:	4e1c      	ldr	r6, [pc, #112]	; (600013cc <configure_cache+0xcc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
6000135a:	491d      	ldr	r1, [pc, #116]	; (600013d0 <configure_cache+0xd0>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
6000135c:	f8c2 e000 	str.w	lr, [r2]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
60001360:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
60001362:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
60001364:	4f1b      	ldr	r7, [pc, #108]	; (600013d4 <configure_cache+0xd4>)

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
60001366:	6019      	str	r1, [r3, #0]

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001368:	4e1b      	ldr	r6, [pc, #108]	; (600013d8 <configure_cache+0xd8>)

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000136a:	491c      	ldr	r1, [pc, #112]	; (600013dc <configure_cache+0xdc>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
6000136c:	6017      	str	r7, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
6000136e:	601e      	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;
60001370:	4f1b      	ldr	r7, [pc, #108]	; (600013e0 <configure_cache+0xe0>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001372:	6011      	str	r1, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001374:	4e1b      	ldr	r6, [pc, #108]	; (600013e4 <configure_cache+0xe4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001376:	491c      	ldr	r1, [pc, #112]	; (600013e8 <configure_cache+0xe8>)

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;
60001378:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000137a:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
6000137c:	6019      	str	r1, [r3, #0]

	// TODO: protect access to power supply config

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
6000137e:	6025      	str	r5, [r4, #0]

	// cache enable, ARM DDI0403E, pg 628
	asm("dsb");
60001380:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001384:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001388:	f8c3 01b0 	str.w	r0, [r3, #432]	; 0x1b0

	asm("dsb");
6000138c:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001390:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001394:	f852 3c88 	ldr.w	r3, [r2, #-136]
60001398:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
6000139c:	f842 3c88 	str.w	r3, [r2, #-136]
600013a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
600013a2:	bf00      	nop
600013a4:	e000ed9c 	.word	0xe000ed9c
600013a8:	e000eda0 	.word	0xe000eda0
600013ac:	e000ed94 	.word	0xe000ed94
600013b0:	00100009 	.word	0x00100009
600013b4:	00200013 	.word	0x00200013
600013b8:	07020021 	.word	0x07020021
600013bc:	200092c0 	.word	0x200092c0
600013c0:	20000014 	.word	0x20000014
600013c4:	13080025 	.word	0x13080025
600013c8:	10000009 	.word	0x10000009
600013cc:	40000017 	.word	0x40000017
600013d0:	13100033 	.word	0x13100033
600013d4:	60000018 	.word	0x60000018
600013d8:	070b002f 	.word	0x070b002f
600013dc:	70000019 	.word	0x70000019
600013e0:	170b0037 	.word	0x170b0037
600013e4:	7000001a 	.word	0x7000001a
600013e8:	130b002f 	.word	0x130b002f
600013ec:	1000003f 	.word	0x1000003f
600013f0:	03080025 	.word	0x03080025
600013f4:	20200016 	.word	0x20200016

600013f8 <usb_pll_start>:

#endif // ARDUINO_TEENSY41


FLASHMEM void usb_pll_start()
{
600013f8:	b4f0      	push	{r4, r5, r6, r7}
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
600013fa:	4a17      	ldr	r2, [pc, #92]	; (60001458 <usb_pll_start+0x60>)
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
600013fc:	2740      	movs	r7, #64	; 0x40
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
600013fe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001402:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001406:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000140a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
6000140e:	f243 0042 	movw	r0, #12354	; 0x3042


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001412:	6913      	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001414:	f013 0f02 	tst.w	r3, #2
60001418:	d006      	beq.n	60001428 <usb_pll_start+0x30>
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000141a:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
6000141c:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
6000141e:	6190      	str	r0, [r2, #24]


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001420:	6913      	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001422:	f013 0f02 	tst.w	r3, #2
60001426:	d1f8      	bne.n	6000141a <usb_pll_start+0x22>
				CCM_ANALOG_PLL_USB1_DIV_SELECT |		// use 480 MHz
				CCM_ANALOG_PLL_USB1_ENABLE |			// disable
				CCM_ANALOG_PLL_USB1_EN_USB_CLKS;		// disable usb
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
60001428:	f413 5f00 	tst.w	r3, #8192	; 0x2000
6000142c:	d101      	bne.n	60001432 <usb_pll_start+0x3a>
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
6000142e:	6155      	str	r5, [r2, #20]
			continue;
60001430:	e7ef      	b.n	60001412 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001432:	f413 5f80 	tst.w	r3, #4096	; 0x1000
60001436:	d101      	bne.n	6000143c <usb_pll_start+0x44>
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001438:	6156      	str	r6, [r2, #20]
			continue;
6000143a:	e7ea      	b.n	60001412 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
6000143c:	2b00      	cmp	r3, #0
6000143e:	dae8      	bge.n	60001412 <usb_pll_start+0x1a>
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001440:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001444:	d001      	beq.n	6000144a <usb_pll_start+0x52>
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001446:	6191      	str	r1, [r2, #24]
			continue;
60001448:	e7e3      	b.n	60001412 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
6000144a:	065b      	lsls	r3, r3, #25
6000144c:	d401      	bmi.n	60001452 <usb_pll_start+0x5a>
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
6000144e:	6157      	str	r7, [r2, #20]
			continue;
60001450:	e7df      	b.n	60001412 <usb_pll_start+0x1a>
		}
		return; // everything is as it should be  :-)
	}
}
60001452:	bcf0      	pop	{r4, r5, r6, r7}
60001454:	4770      	bx	lr
60001456:	bf00      	nop
60001458:	400d8000 	.word	0x400d8000

6000145c <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
6000145c:	4a3b      	ldr	r2, [pc, #236]	; (6000154c <tempmon_init+0xf0>)
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
6000145e:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001462:	493b      	ldr	r1, [pc, #236]	; (60001550 <tempmon_init+0xf4>)
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001464:	2000      	movs	r0, #0
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001466:	6813      	ldr	r3, [r2, #0]
  asm volatile ("dsb":::"memory");
  while (1) asm ("wfi");
}

FLASHMEM void tempmon_init(void)
{
60001468:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
6000146a:	f023 0301 	bic.w	r3, r3, #1

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
6000146e:	2403      	movs	r4, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001470:	f8df e100 	ldr.w	lr, [pc, #256]	; 60001574 <tempmon_init+0x118>
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001474:	6013      	str	r3, [r2, #0]

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001476:	f8c2 4090 	str.w	r4, [r2, #144]	; 0x90
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
6000147a:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
6000147e:	4f35      	ldr	r7, [pc, #212]	; (60001554 <tempmon_init+0xf8>)
  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001480:	b2dd      	uxtb	r5, r3
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001482:	f3c3 240b 	ubfx	r4, r3, #8, #12
60001486:	4e34      	ldr	r6, [pc, #208]	; (60001558 <tempmon_init+0xfc>)
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
60001488:	ebc4 5313 	rsb	r3, r4, r3, lsr #20
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
6000148c:	ee07 5a90 	vmov	s15, r5
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001490:	f1a5 0155 	sub.w	r1, r5, #85	; 0x55
  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001494:	f8ce 5000 	str.w	r5, [lr]
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
60001498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000149c:	eb03 0583 	add.w	r5, r3, r3, lsl #2
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600014a0:	ee07 4a90 	vmov	s15, r4
600014a4:	fb03 f101 	mul.w	r1, r3, r1
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
600014a8:	603b      	str	r3, [r7, #0]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600014aa:	eb03 1383 	add.w	r3, r3, r3, lsl #6
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600014ae:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600014b2:	ee07 1a90 	vmov	s15, r1
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600014b6:	1b49      	subs	r1, r1, r5
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600014b8:	ee77 6a66 	vsub.f32	s13, s14, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600014bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600014c0:	4d26      	ldr	r5, [pc, #152]	; (6000155c <tempmon_init+0x100>)
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600014c2:	ee07 1a90 	vmov	s15, r1
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600014c6:	440b      	add	r3, r1
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600014c8:	edc5 6a00 	vstr	s13, [r5]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600014cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
600014d0:	6034      	str	r4, [r6, #0]
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600014d2:	eec7 5a26 	vdiv.f32	s11, s14, s13
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
600014d6:	4e22      	ldr	r6, [pc, #136]	; (60001560 <tempmon_init+0x104>)
600014d8:	6815      	ldr	r5, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600014da:	4922      	ldr	r1, [pc, #136]	; (60001564 <tempmon_init+0x108>)
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
600014dc:	4c22      	ldr	r4, [pc, #136]	; (60001568 <tempmon_init+0x10c>)
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600014de:	ee87 6aa6 	vdiv.f32	s12, s15, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600014e2:	ee07 3a90 	vmov	s15, r3
600014e6:	4b21      	ldr	r3, [pc, #132]	; (6000156c <tempmon_init+0x110>)
600014e8:	f8c6 3140 	str.w	r3, [r6, #320]	; 0x140
600014ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
600014f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600014f4:	ee75 5a85 	vadd.f32	s11, s11, s10
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600014f8:	ee76 6a05 	vadd.f32	s13, s12, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600014fc:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001500:	eefc 6ae6 	vcvt.u32.f32	s13, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001504:	ee15 3a90 	vmov	r3, s11
60001508:	ea45 5303 	orr.w	r3, r5, r3, lsl #20
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000150c:	ee16 5a90 	vmov	r5, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001510:	ee77 7a05 	vadd.f32	s15, s14, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001514:	6013      	str	r3, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001516:	ea01 4105 	and.w	r1, r1, r5, lsl #16
6000151a:	f8d2 3110 	ldr.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000151e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001522:	430b      	orrs	r3, r1
60001524:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001528:	ee17 3a90 	vmov	r3, s15
6000152c:	f8d2 1110 	ldr.w	r1, [r2, #272]	; 0x110
60001530:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001534:	430b      	orrs	r3, r1
60001536:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
6000153a:	6813      	ldr	r3, [r2, #0]
6000153c:	f043 0302 	orr.w	r3, r3, #2
60001540:	6013      	str	r3, [r2, #0]

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001542:	7020      	strb	r0, [r4, #0]
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001544:	4b0a      	ldr	r3, [pc, #40]	; (60001570 <tempmon_init+0x114>)
60001546:	2201      	movs	r2, #1
60001548:	601a      	str	r2, [r3, #0]
6000154a:	bdf0      	pop	{r4, r5, r6, r7, pc}
6000154c:	400d8180 	.word	0x400d8180
60001550:	401f4400 	.word	0x401f4400
60001554:	20006b58 	.word	0x20006b58
60001558:	20006b5c 	.word	0x20006b5c
6000155c:	20006b54 	.word	0x20006b54
60001560:	20007000 	.word	0x20007000
60001564:	0fff0000 	.word	0x0fff0000
60001568:	e000e440 	.word	0xe000e440
6000156c:	00003b8d 	.word	0x00003b8d
60001570:	e000e108 	.word	0xe000e108
60001574:	20006b50 	.word	0x20006b50

60001578 <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001578:	4b30      	ldr	r3, [pc, #192]	; (6000163c <usb_init+0xc4>)
6000157a:	f640 7261 	movw	r2, #3937	; 0xf61

static void run_callbacks(endpoint_t *ep);


FLASHMEM void usb_init(void)
{
6000157e:	b570      	push	{r4, r5, r6, lr}
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001580:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001584:	f240 4504 	movw	r5, #1028	; 0x404
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
		| PMU_REG_3P0_ENABLE_LINREG;

	usb_init_serialnumber();
60001588:	f000 faca 	bl	60001b20 <__usb_init_serialnumber_veneer>

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
6000158c:	492c      	ldr	r1, [pc, #176]	; (60001640 <usb_init+0xc8>)
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
6000158e:	482d      	ldr	r0, [pc, #180]	; (60001644 <usb_init+0xcc>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001590:	f8d1 2080 	ldr.w	r2, [r1, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001594:	4c2c      	ldr	r4, [pc, #176]	; (60001648 <usb_init+0xd0>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001596:	f042 0203 	orr.w	r2, r2, #3
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
6000159a:	4b2c      	ldr	r3, [pc, #176]	; (6000164c <usb_init+0xd4>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
6000159c:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600015a0:	f8c0 5160 	str.w	r5, [r0, #352]	; 0x160
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600015a4:	6822      	ldr	r2, [r4, #0]
600015a6:	4013      	ands	r3, r2
600015a8:	b91b      	cbnz	r3, 600015b2 <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
600015aa:	f8d0 31a8 	ldr.w	r3, [r0, #424]	; 0x1a8
600015ae:	079a      	lsls	r2, r3, #30
600015b0:	d01a      	beq.n	600015e8 <usb_init+0x70>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600015b2:	4b24      	ldr	r3, [pc, #144]	; (60001644 <usb_init+0xcc>)
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
600015b4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
600015b8:	4a23      	ldr	r2, [pc, #140]	; (60001648 <usb_init+0xd0>)
600015ba:	6351      	str	r1, [r2, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600015bc:	461a      	mov	r2, r3
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600015be:	f8d3 1140 	ldr.w	r1, [r3, #320]	; 0x140
600015c2:	f041 0102 	orr.w	r1, r1, #2
600015c6:	f8c3 1140 	str.w	r1, [r3, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600015ca:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
600015ce:	079b      	lsls	r3, r3, #30
600015d0:	d4fb      	bmi.n	600015ca <usb_init+0x52>
		NVIC_CLEAR_PENDING(IRQ_USB1);
600015d2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
600015d6:	491e      	ldr	r1, [pc, #120]	; (60001650 <usb_init+0xd8>)
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
600015d8:	4b1b      	ldr	r3, [pc, #108]	; (60001648 <usb_init+0xd0>)
600015da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
600015de:	6008      	str	r0, [r1, #0]
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
600015e0:	2019      	movs	r0, #25
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
600015e2:	639a      	str	r2, [r3, #56]	; 0x38
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
600015e4:	f000 faa4 	bl	60001b30 <__delay_veneer>
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600015e8:	4d1a      	ldr	r5, [pc, #104]	; (60001654 <usb_init+0xdc>)
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
600015ea:	2200      	movs	r2, #0
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
600015ec:	4b16      	ldr	r3, [pc, #88]	; (60001648 <usb_init+0xd0>)
600015ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
600015f2:	4c14      	ldr	r4, [pc, #80]	; (60001644 <usb_init+0xcc>)
600015f4:	260a      	movs	r6, #10
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
600015f6:	6399      	str	r1, [r3, #56]	; 0x38
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600015f8:	4628      	mov	r0, r5
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
600015fa:	601a      	str	r2, [r3, #0]
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600015fc:	4611      	mov	r1, r2
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
600015fe:	f8c4 61a8 	str.w	r6, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001602:	f44f 7220 	mov.w	r2, #640	; 0x280
60001606:	f000 fa97 	bl	60001b38 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
6000160a:	f44f 0681 	mov.w	r6, #4227072	; 0x408000
	endpoint_queue_head[1].config = (64 << 16);
6000160e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001612:	f240 1343 	movw	r3, #323	; 0x143
60001616:	4a10      	ldr	r2, [pc, #64]	; (60001658 <usb_init+0xe0>)
60001618:	4910      	ldr	r1, [pc, #64]	; (6000165c <usb_init+0xe4>)
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
6000161a:	602e      	str	r6, [r5, #0]
	endpoint_queue_head[1].config = (64 << 16);
6000161c:	6428      	str	r0, [r5, #64]	; 0x40
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
6000161e:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
60001622:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001626:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
6000162a:	4a0d      	ldr	r2, [pc, #52]	; (60001660 <usb_init+0xe8>)
6000162c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001630:	2301      	movs	r3, #1
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001632:	6011      	str	r1, [r2, #0]
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001634:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
60001638:	bd70      	pop	{r4, r5, r6, pc}
6000163a:	bf00      	nop
6000163c:	400d8000 	.word	0x400d8000
60001640:	400fc000 	.word	0x400fc000
60001644:	402e0000 	.word	0x402e0000
60001648:	400d9000 	.word	0x400d9000
6000164c:	001e1c00 	.word	0x001e1c00
60001650:	e000e28c 	.word	0xe000e28c
60001654:	20009000 	.word	0x20009000
60001658:	20007000 	.word	0x20007000
6000165c:	00003cf9 	.word	0x00003cf9
60001660:	e000e10c 	.word	0xe000e10c

60001664 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)>:


// Set up the pool of audio data blocks
// placing them all onto the free list
FLASHMEM void AudioStream::initialize_memory(audio_block_t *data, unsigned int num)
{
60001664:	f5b1 7f60 	cmp.w	r1, #896	; 0x380
60001668:	b4f0      	push	{r4, r5, r6, r7}
6000166a:	bf28      	it	cs
6000166c:	f44f 7160 	movcs.w	r1, #896	; 0x380
	unsigned int maxnum = MAX_AUDIO_MEMORY / AUDIO_BLOCK_SAMPLES / 2;

	//Serial.println("AudioStream initialize_memory");
	//delay(10);
	if (num > maxnum) num = maxnum;
	__disable_irq();
60001670:	b672      	cpsid	i
	memory_pool = data;
	memory_pool_first_mask = 0;
60001672:	2500      	movs	r5, #0
60001674:	4b13      	ldr	r3, [pc, #76]	; (600016c4 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x60>)

	//Serial.println("AudioStream initialize_memory");
	//delay(10);
	if (num > maxnum) num = maxnum;
	__disable_irq();
	memory_pool = data;
60001676:	4f14      	ldr	r7, [pc, #80]	; (600016c8 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x64>)
	memory_pool_first_mask = 0;
60001678:	4e14      	ldr	r6, [pc, #80]	; (600016cc <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x68>)
	for (i=0; i < NUM_MASKS; i++) {
		memory_pool_available_mask[i] = 0;
6000167a:	462c      	mov	r4, r5
6000167c:	f103 0270 	add.w	r2, r3, #112	; 0x70

	//Serial.println("AudioStream initialize_memory");
	//delay(10);
	if (num > maxnum) num = maxnum;
	__disable_irq();
	memory_pool = data;
60001680:	6038      	str	r0, [r7, #0]
	memory_pool_first_mask = 0;
60001682:	8035      	strh	r5, [r6, #0]
	for (i=0; i < NUM_MASKS; i++) {
		memory_pool_available_mask[i] = 0;
60001684:	f843 4f04 	str.w	r4, [r3, #4]!
	//delay(10);
	if (num > maxnum) num = maxnum;
	__disable_irq();
	memory_pool = data;
	memory_pool_first_mask = 0;
	for (i=0; i < NUM_MASKS; i++) {
60001688:	4293      	cmp	r3, r2
6000168a:	d1fb      	bne.n	60001684 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x20>
		memory_pool_available_mask[i] = 0;
	}
	for (i=0; i < num; i++) {
6000168c:	b1b9      	cbz	r1, 600016be <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x5a>
6000168e:	2300      	movs	r3, #0
60001690:	4e0f      	ldr	r6, [pc, #60]	; (600016d0 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x6c>)
		memory_pool_available_mask[i >> 5] |= (1 << (i & 0x1F));
60001692:	2701      	movs	r7, #1
60001694:	095d      	lsrs	r5, r3, #5
60001696:	f003 041f 	and.w	r4, r3, #31
	memory_pool = data;
	memory_pool_first_mask = 0;
	for (i=0; i < NUM_MASKS; i++) {
		memory_pool_available_mask[i] = 0;
	}
	for (i=0; i < num; i++) {
6000169a:	3301      	adds	r3, #1
		memory_pool_available_mask[i >> 5] |= (1 << (i & 0x1F));
6000169c:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
600016a0:	fa07 f404 	lsl.w	r4, r7, r4
	memory_pool = data;
	memory_pool_first_mask = 0;
	for (i=0; i < NUM_MASKS; i++) {
		memory_pool_available_mask[i] = 0;
	}
	for (i=0; i < num; i++) {
600016a4:	428b      	cmp	r3, r1
		memory_pool_available_mask[i >> 5] |= (1 << (i & 0x1F));
600016a6:	ea42 0204 	orr.w	r2, r2, r4
600016aa:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
	memory_pool = data;
	memory_pool_first_mask = 0;
	for (i=0; i < NUM_MASKS; i++) {
		memory_pool_available_mask[i] = 0;
	}
	for (i=0; i < num; i++) {
600016ae:	d1f1      	bne.n	60001694 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x30>
600016b0:	2300      	movs	r3, #0
		memory_pool_available_mask[i >> 5] |= (1 << (i & 0x1F));
	}
	for (i=0; i < num; i++) {
		data[i].memory_pool_index = i;
600016b2:	8043      	strh	r3, [r0, #2]
		memory_pool_available_mask[i] = 0;
	}
	for (i=0; i < num; i++) {
		memory_pool_available_mask[i >> 5] |= (1 << (i & 0x1F));
	}
	for (i=0; i < num; i++) {
600016b4:	3301      	adds	r3, #1
600016b6:	f500 7082 	add.w	r0, r0, #260	; 0x104
600016ba:	428b      	cmp	r3, r1
600016bc:	d1f9      	bne.n	600016b2 <AudioStream::initialize_memory(audio_block_struct*, unsigned int)+0x4e>
		data[i].memory_pool_index = i;
	}
	__enable_irq();
600016be:	b662      	cpsie	i

}
600016c0:	bcf0      	pop	{r4, r5, r6, r7}
600016c2:	4770      	bx	lr
600016c4:	20006d84 	.word	0x20006d84
600016c8:	20006df8 	.word	0x20006df8
600016cc:	20006dfe 	.word	0x20006dfe
600016d0:	20006d88 	.word	0x20006d88

600016d4 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
600016d4:	4b11      	ldr	r3, [pc, #68]	; (6000171c <analog_init+0x48>)
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
600016d6:	4912      	ldr	r1, [pc, #72]	; (60001720 <analog_init+0x4c>)
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
600016d8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
600016da:	460a      	mov	r2, r1
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
600016dc:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
}

#define MAX_ADC_CLOCK 20000000

FLASHMEM void analog_init(void)
{
600016e0:	b430      	push	{r4, r5}
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
600016e2:	66d8      	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
600016e4:	f240 6537 	movw	r5, #1591	; 0x637
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
600016e8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
600016ea:	24a0      	movs	r4, #160	; 0xa0
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
600016ec:	f440 7040 	orr.w	r0, r0, #768	; 0x300
600016f0:	66d8      	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
600016f2:	644d      	str	r5, [r1, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
600016f4:	648c      	str	r4, [r1, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
600016f6:	6c93      	ldr	r3, [r2, #72]	; 0x48
600016f8:	061b      	lsls	r3, r3, #24
600016fa:	d4fc      	bmi.n	600016f6 <analog_init+0x22>
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
600016fc:	4b09      	ldr	r3, [pc, #36]	; (60001724 <analog_init+0x50>)
600016fe:	f240 6037 	movw	r0, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001702:	21a0      	movs	r1, #160	; 0xa0
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
60001704:	461a      	mov	r2, r3
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001706:	6458      	str	r0, [r3, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001708:	6499      	str	r1, [r3, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
6000170a:	6c93      	ldr	r3, [r2, #72]	; 0x48
6000170c:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001710:	d1fb      	bne.n	6000170a <analog_init+0x36>
	calibrating = 0;
60001712:	4a05      	ldr	r2, [pc, #20]	; (60001728 <analog_init+0x54>)
60001714:	7013      	strb	r3, [r2, #0]
}
60001716:	bc30      	pop	{r4, r5}
60001718:	4770      	bx	lr
6000171a:	bf00      	nop
6000171c:	400fc000 	.word	0x400fc000
60001720:	400c4000 	.word	0x400c4000
60001724:	400c8000 	.word	0x400c8000
60001728:	20006e25 	.word	0x20006e25

6000172c <TwoWire::i2c4_hardware>:
6000172c:	400fc080 03000000 00000019 00000010     ...@............
6000173c:	401f84e8 00000001 000000ff 000000ff     ...@............
	...
60001754:	00000018 00000010 401f84e4 00000001     ...........@....
60001764:	000000ff 000000ff 00000000 00000000     ................
60001774:	0000001f                                ....

60001778 <TwoWire::i2c3_hardware>:
60001778:	400fc070 00000c00 00000011 00000011     p..@............
60001788:	401f84e0 00000002 00000024 00000012     ...@....$.......
60001798:	401f84e0 00000001 00000010 00000011     ...@............
600017a8:	401f84dc 00000002 00000025 00000012     ...@....%.......
600017b8:	401f84dc 00000001 0000001e              ...@........

600017c4 <TwoWire::i2c1_hardware>:
600017c4:	400fc070 000000c0 00000012 00000013     p..@............
600017d4:	401f84d0 00000001 000000ff 000000ff     ...@............
	...
600017ec:	00000013 00000013 401f84cc 00000001     ...........@....
600017fc:	000000ff 000000ff 00000000 00000000     ................
6000180c:	0000001c                                ....

60001810 <Rainbow_gp>:
60001810:	0000ff00 0055ab20 00abab40 00ff0060     .... .U.@...`...
60001820:	55ab0080 ff0000a0 ab0055c0 5500abe0     ...U.....U.....U
60001830:	0000ffff                                ....

60001834 <HeatColors_p>:
60001834:	00000000 00330000 00660000 00990000     ......3...f.....
60001844:	00cc0000 00ff0000 00ff3300 00ff6600     .........3...f..
60001854:	00ff9900 00ffcc00 00ffff00 00ffff33     ............3...
60001864:	00ffff66 00ffff99 00ffffcc 00ffffff     f...............

60001874 <PartyColors_p>:
60001874:	005500ab 0084007c 00b5004b 00e5001b     ..U.|...K.......
60001884:	00e81700 00b84700 00ab7700 00abab00     .....G...w......
60001894:	00ab5500 00dd2200 00f2000e 00c2003e     .U..."......>...
600018a4:	008f0071 005f00a1 002f00d0 000007f9     q....._.../.....

600018b4 <RainbowStripeColors_p>:
600018b4:	00ff0000 00000000 00ab5500 00000000     .........U......
600018c4:	00abab00 00000000 0000ff00 00000000     ................
600018d4:	0000ab55 00000000 000000ff 00000000     U...............
600018e4:	005500ab 00000000 00ab0055 00000000     ..U.....U.......

600018f4 <RainbowColors_p>:
600018f4:	00ff0000 00d52a00 00ab5500 00ab7f00     .....*...U......
60001904:	00abab00 0056d500 0000ff00 0000d52a     ......V.....*...
60001914:	0000ab55 000056aa 000000ff 002a00d5     U....V........*.
60001924:	005500ab 007f0081 00ab0055 00d5002b     ..U.....U...+...

60001934 <ForestColors_p>:
60001934:	00006400 00006400 00556b2f 00006400     .d...d../kU..d..
60001944:	00008000 00228b22 006b8e23 00008000     ....".".#.k.....
60001954:	002e8b57 0066cdaa 0032cd32 009acd32     W.....f.2.2.2...
60001964:	0090ee90 007cfc00 0066cdaa 00228b22     ......|...f.".".

60001974 <OceanColors_p>:
60001974:	00191970 0000008b 00191970 00000080     p.......p.......
60001984:	0000008b 000000cd 002e8b57 00008080     ........W.......
60001994:	005f9ea0 000000ff 00008b8b 006495ed     .._...........d.
600019a4:	007fffd4 002e8b57 0000ffff 0087cefa     ....W...........

600019b4 <LavaColors_p>:
600019b4:	00000000 00800000 00000000 00800000     ................
600019c4:	008b0000 00800000 008b0000 008b0000     ................
600019d4:	008b0000 00ff0000 00ffa500 00ffffff     ................
600019e4:	00ffa500 00ff0000 008b0000 00000000     ................

600019f4 <CloudColors_p>:
600019f4:	000000ff 0000008b 0000008b 0000008b     ................
60001a04:	0000008b 0000008b 0000008b 0000008b     ................
60001a14:	000000ff 0000008b 0087ceeb 0087ceeb     ................
60001a24:	00add8e6 00ffffff 00add8e6 0087ceeb     ................

60001a34 <usb_string_product_name_default>:
60001a34:	00550316 00420053 00530020 00720065     ..U.S.B. .S.e.r.
60001a44:	00610069 0000006c                       i.a.l...

60001a4c <usb_string_manufacturer_name_default>:
60001a4c:	00540318 00650065 0073006e 00640079     ..T.e.e.n.s.y.d.
60001a5c:	00690075 006f006e                       u.i.n.o.

60001a64 <string0>:
60001a64:	04090304                                ....

60001a68 <usb_config_descriptor_12>:
60001a68:	00430209 c0000102 00040932 02020100     ..C.....2.......
60001a78:	24050001 05011000 01010124 06022404     ...$....$....$..
60001a88:	00062405 82050701 10001003 00010409     .$..............
60001a98:	00000a02 03050700 00004002 02840507     .........@......
60001aa8:	00000040                                @...

60001aac <usb_config_descriptor_480>:
60001aac:	00430209 c0000102 00040932 02020100     ..C.....2.......
60001abc:	24050001 05011000 01010124 06022404     ...$....$....$..
60001acc:	00062405 82050701 05001003 00010409     .$..............
60001adc:	00000a02 03050700 00020002 02840507     ................
60001aec:	00000200                                ....

60001af0 <qualifier_descriptor>:
60001af0:	0200060a 40000002 ffff0001              .......@....

60001afc <_init>:
60001afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001afe:	bf00      	nop
60001b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001b02:	bc08      	pop	{r3}
60001b04:	469e      	mov	lr, r3
60001b06:	4770      	bx	lr

60001b08 <____libc_init_array_veneer>:
60001b08:	f85f f000 	ldr.w	pc, [pc]	; 60001b0c <____libc_init_array_veneer+0x4>
60001b0c:	00005a5d 	.word	0x00005a5d

60001b10 <__startup_early_hook_veneer>:
60001b10:	f85f f000 	ldr.w	pc, [pc]	; 60001b14 <__startup_early_hook_veneer+0x4>
60001b14:	00003ac5 	.word	0x00003ac5

60001b18 <__pwm_init_veneer>:
60001b18:	f85f f000 	ldr.w	pc, [pc]	; 60001b1c <__pwm_init_veneer+0x4>
60001b1c:	000037f5 	.word	0x000037f5

60001b20 <__usb_init_serialnumber_veneer>:
60001b20:	f85f f000 	ldr.w	pc, [pc]	; 60001b24 <__usb_init_serialnumber_veneer+0x4>
60001b24:	000044b1 	.word	0x000044b1

60001b28 <__startup_late_hook_veneer>:
60001b28:	f85f f000 	ldr.w	pc, [pc]	; 60001b2c <__startup_late_hook_veneer+0x4>
60001b2c:	00003ac9 	.word	0x00003ac9

60001b30 <__delay_veneer>:
60001b30:	f85f f000 	ldr.w	pc, [pc]	; 60001b34 <__delay_veneer+0x4>
60001b34:	0000366d 	.word	0x0000366d

60001b38 <__memset_veneer>:
60001b38:	f85f f000 	ldr.w	pc, [pc]	; 60001b3c <__memset_veneer+0x4>
60001b3c:	0000602d 	.word	0x0000602d

60001b40 <__main_veneer>:
60001b40:	f85f f000 	ldr.w	pc, [pc]	; 60001b44 <__main_veneer+0x4>
60001b44:	000051d9 	.word	0x000051d9

60001b48 <__set_arm_clock_veneer>:
60001b48:	f85f f000 	ldr.w	pc, [pc]	; 60001b4c <__set_arm_clock_veneer+0x4>
60001b4c:	000033a9 	.word	0x000033a9

60001b50 <__init_array_start>:
60001b50:	00000045 	.word	0x00000045
60001b54:	00000ac9 	.word	0x00000ac9
60001b58:	00000f1d 	.word	0x00000f1d
60001b5c:	00001295 	.word	0x00001295
60001b60:	00001505 	.word	0x00001505
60001b64:	00001745 	.word	0x00001745
60001b68:	0000175d 	.word	0x0000175d
60001b6c:	00001775 	.word	0x00001775
60001b70:	0000178d 	.word	0x0000178d
60001b74:	000017a5 	.word	0x000017a5
60001b78:	000017bd 	.word	0x000017bd
60001b7c:	000017d5 	.word	0x000017d5
60001b80:	000017ed 	.word	0x000017ed
60001b84:	00001ba1 	.word	0x00001ba1
60001b88:	00001bb9 	.word	0x00001bb9
60001b8c:	00001bd1 	.word	0x00001bd1
60001b90:	00001be9 	.word	0x00001be9
60001b94:	00001c01 	.word	0x00001c01
60001b98:	00001c19 	.word	0x00001c19
60001b9c:	00001c31 	.word	0x00001c31
60001ba0:	00001c49 	.word	0x00001c49
60001ba4:	00001c61 	.word	0x00001c61
60001ba8:	00001c79 	.word	0x00001c79
60001bac:	00001c91 	.word	0x00001c91
60001bb0:	00001ca9 	.word	0x00001ca9
60001bb4:	00001cc1 	.word	0x00001cc1
60001bb8:	00002061 	.word	0x00002061
60001bbc:	00002721 	.word	0x00002721
60001bc0:	0000325d 	.word	0x0000325d

60001bc4 <__init_array_end>:
60001bc4:	ffffffff 	.word	0xffffffff
60001bc8:	ffffffff 	.word	0xffffffff
60001bcc:	ffffffff 	.word	0xffffffff

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <__do_global_dtors_aux>:
	if (index >= num_inputs) return NULL;
	in = inputQueue[index];
	inputQueue[index] = NULL;
	if (in && in->ref_count > 1) {
		p = allocate();
		if (p) memcpy(p->data, in->data, sizeof(p->data));
      20:	4c05b510 	.word	0x4c05b510
      24:	7823      	ldrb	r3, [r4, #0]
      26:	b933      	.short	0xb933
      28:	4b04      	ldr	r3, [pc, #16]	; (3c <_teensy_model_identifier+0x18>)
      2a:	b113      	.short	0xb113
      2c:	4804      	ldr	r0, [pc, #16]	; (40 <_teensy_model_identifier+0x1c>)
      2e:	f3af      	.short	0xf3af
		in->ref_count--;
      30:	8000      	strh	r0, [r0, #0]

	if (index >= num_inputs) return NULL;
	in = inputQueue[index];
	inputQueue[index] = NULL;
	if (in && in->ref_count > 1) {
		p = allocate();
      32:	2301      	.short	0x2301
		if (p) memcpy(p->data, in->data, sizeof(p->data));
		in->ref_count--;
      34:	7023      	strb	r3, [r4, #0]
      36:	bd10      	.short	0xbd10
      38:	4e60      	ldr	r6, [pc, #384]	; (1bc <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x4>)
      3a:	2000      	.short	0x2000
		in = p;
	}
	return in;
}
      3c:	0000      	movs	r0, r0
// be shared, so its contents may be changed.
audio_block_t * AudioStream::receiveWritable(unsigned int index)
{
	audio_block_t *in, *p;

	if (index >= num_inputs) return NULL;
      3e:	0000      	movs	r0, r0
      40:	6424      	str	r4, [r4, #64]	; 0x40
	...

00000044 <frame_dummy>:
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    /* Calculate temperature */
    tmeas = s_hotTemp - (float)((nmeas - s_hotCount) * s_hot_ROOM / s_roomC_hotC);

    return tmeas;
}
      44:	4b08      	ldr	r3, [pc, #32]	; (68 <frame_dummy+0x24>)
      46:	b510      	.short	0xb510
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4908      	.short	0x4908
      4c:	4808      	ldr	r0, [pc, #32]	; (70 <frame_dummy+0x2c>)
      4e:	f3af      	.short	0xf3af
      50:	8000      	strh	r0, [r0, #0]
      52:	4808      	.short	0x4808
      54:	6803      	ldr	r3, [r0, #0]
      56:	b903      	.short	0xb903
      58:	bd10      	pop	{r4, pc}
      5a:	4b07      	ldr	r3, [pc, #28]	; (78 <frame_dummy+0x34>)
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      5c:	2b00      	cmp	r3, #0
      5e:	d0fb      	beq.n	58 <frame_dummy+0x14>
      60:	4010e8bd 	.word	0x4010e8bd
      64:	4718      	bx	r3
      66:	bf00      	nop
      mode |= ADC_CFG_AVGS(2);
      mode1 |= ADC_CFG_AVGS(2);

    } else if (num >= 8) {
      mode |= ADC_CFG_AVGS(1);
      mode1 |= ADC_CFG_AVGS(1);
      68:	00000000 	.word	0x00000000
    }

  ADC1_CFG = mode;
  ADC2_CFG = mode1;
  
  if(num >= 4){
      6c:	4e64      	ldr	r6, [pc, #400]	; (200 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x48>)
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
  ADC2_CFG = mode1;
      6e:	2000      	.short	0x2000
    } else {
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
      70:	6424      	str	r4, [r4, #64]	; 0x40
  ADC2_CFG = mode1;
      72:	0000      	.short	0x0000
  
  if(num >= 4){
      74:	4e60      	ldr	r6, [pc, #384]	; (1f8 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x40>)
      ADC1_GC |= ADC_GC_AVGE;// turns on averaging
      ADC2_GC |= ADC_GC_AVGE;// turns on averaging
  }
}
      76:	2000      	movs	r0, #0
      78:	00000000 	.word	0x00000000

0000007c <CLEDController::size()>:
            memset8((void*)m_Data, 0, sizeof(struct CRGB) * m_nLeds);
        }
    }

    /// How many leds does this controller manage?
    virtual int size() { return m_nLeds; }
      7c:	6940      	ldr	r0, [r0, #20]
      7e:	4770      	.short	0x4770

00000080 <CLEDController::getMaxRefreshRate() const>:
              }

              return adj;
      #endif
    }
    virtual uint16_t getMaxRefreshRate() const { return 0; }
      80:	2000      	movs	r0, #0
      82:	4770      	bx	lr

00000084 <Pin::select()>:
	typedef RwReg port_t;

	inline void setOutput() { pinMode(mPin, OUTPUT); }
	inline void setInput() { pinMode(mPin, INPUT); }

	inline void hi() __attribute__ ((always_inline)) { *mPort |= mPinMask; }
      84:	6842      	ldr	r2, [r0, #4]
      86:	68c1      	ldr	r1, [r0, #12]
      88:	6813      	ldr	r3, [r2, #0]
      8a:	430b      	orrs	r3, r1
      8c:	6013      	str	r3, [r2, #0]
      8e:	4770      	bx	lr

00000090 <Pin::release()>:
	inline void lo() __attribute__ ((always_inline)) { *mPort &= ~mPinMask; }
      90:	6842      	ldr	r2, [r0, #4]
      92:	68c1      	ldr	r1, [r0, #12]
      94:	ea236813 	.word	0xea236813
      98:	0301      	lsls	r1, r0, #12
      9a:	6013      	str	r3, [r2, #0]
      9c:	4770      	bx	lr

void CFastLED::countFPS(int nFrames) {
  static int br = 0;
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
      9e:	bf00      	.short	0xbf00

000000a0 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::init()>:

	// set the object representing the selectable -- ignore for now
	void setSelect(Selectable *pSelect) { /* TODO */ }

	// initialize the SPI subssytem
	void init() { _SPIObject.begin(); }
      a0:	4801      	ldr	r0, [pc, #4]	; (a8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::init()+0x8>)
      a2:	f001      	.short	0xf001
      a4:	bebd      	bkpt	0x00bd
      a6:	bf00      	.short	0xbf00
      a8:	450c      	cmp	r4, r1
      aa:	2000      	movs	r0, #0

000000ac <AudioConnection::~AudioConnection()>:
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
		{ isConnected = false;
		  connect(); }
	friend class AudioStream;
	~AudioConnection() {
      ac:	4604b510 	.word	0x4604b510
		disconnect();
      b0:	f004 fed6 	bl	4e60 <AudioConnection::disconnect()>
	}
      b4:	bd104620 	.word	0xbd104620

000000b8 <CLEDController::clearLeds(int)>:
      b8:	b5f0      	push	{r4, r5, r6, r7, lr}
		uint32_t now = millis();
		now -= lastframe;
		m_nFPS = (br * 1000) / now;
      ba:	2300      	.short	0x2300
    br = 0;
      bc:	b08b      	sub	sp, #44	; 0x2c
    lastframe = millis();
      be:	6805      	.short	0x6805
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
		uint32_t now = millis();
		now -= lastframe;
		m_nFPS = (br * 1000) / now;
      c0:	4a3b      	ldr	r2, [pc, #236]	; (1b0 <CLEDController::clearLeds(int)+0xf8>)
      c2:	f88d      	.short	0xf88d
      c4:	3004      	adds	r0, #4
		pCur->showColor(color, scale);
		pCur->setDither(d);
		pCur = pCur->next();
	}
	countFPS();
}
      c6:	f88d 3005 	strb.w	r3, [sp, #5]
      ca:	f88d 3006 	strb.w	r3, [sp, #6]
		return *pCur;
	}
}

void CFastLED::showColor(const struct CRGB & color, uint8_t scale) {
	while(m_nMinMicros && ((micros()-lastshow) < m_nMinMicros));
      ce:	682e      	ldr	r6, [r5, #0]
      d0:	f88d 3008 	strb.w	r3, [sp, #8]
      d4:	f88d4296 	.word	0xf88d4296
      d8:	3009      	adds	r0, #9
      da:	f88d      	.short	0xf88d
      dc:	300a      	adds	r0, #10
      de:	d160      	.short	0xd160
      e0:	4604      	mov	r4, r0
      e2:	a801      	.short	0xa801
      e4:	9104      	str	r1, [sp, #16]
      e6:	7ca2      	.short	0x7ca2
      e8:	9105      	str	r1, [sp, #20]
      ea:	2a01      	.short	0x2a01
      ec:	f88d 301e 	strb.w	r3, [sp, #30]

    /// allow copy construction
	inline CRGB(const CRGB& rhs) __attribute__((always_inline))
    {
        r = rhs.r;
        g = rhs.g;
      f0:	301ff88d 	.word	0x301ff88d
        b = rhs.b;
      f4:	f88d 3020 	strb.w	r3, [sp, #32]
            enable_dithering(dither);
            mAdvance = 3;
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
      f8:	9003      	str	r0, [sp, #12]
            return mLenRemaining >= n;
        }

        // toggle dithering enable
        void enable_dithering(EDitherMode dither) {
            switch(dither) {
      fa:	d015      	.short	0xd015
                case BINARY_DITHER: init_binary_dithering(); break;
                default: d[0]=d[1]=d[2]=e[0]=e[1]=e[2]=0; break;
      fc:	f88d 301d 	strb.w	r3, [sp, #29]
     100:	301cf88d 	.word	0x301cf88d
     104:	f88d 301b 	strb.w	r3, [sp, #27]
     108:	301af88d 	.word	0x301af88d
     10c:	f88d 3019 	strb.w	r3, [sp, #25]
     110:	3018f88d 	.word	0x3018f88d
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 0;
     114:	2300      	movs	r3, #0
  ///@param data the crgb color to set the leds to
  ///@param nLeds the numner of leds to set to this color
  ///@param scale the rgb scaling value for outputting color
  virtual void showColor(const struct CRGB & data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     116:	69aa      	.short	0x69aa
     118:	4620      	mov	r0, r4
     11a:	a903      	add	r1, sp, #12
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 0;
     11c:	3021f88d 	.word	0x3021f88d
        }

        void initOffsets(int len) {
          int nOffset = 0;
          for(int i = 0; i < LANES; i++) {
            mOffsets[i] = nOffset;
     120:	9309      	str	r3, [sp, #36]	; 0x24
  ///@param data the crgb color to set the leds to
  ///@param nLeds the numner of leds to set to this color
  ///@param scale the rgb scaling value for outputting color
  virtual void showColor(const struct CRGB & data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     122:	4790      	.short	0x4790

	///initialize the LED controller
	virtual void init() = 0;

	///clear out/zero out the given number of leds.
	virtual void clearLeds(int nLeds) { showColor(CRGB::Black, nLeds, CRGB::Black); }
     124:	b00b      	add	sp, #44	; 0x2c
     126:	bdf0      	.short	0xbdf0
                                  (UPDATES_PER_FULL_DITHER_CYCLE>128) )
#define VIRTUAL_BITS RECOMMENDED_VIRTUAL_BITS

            // R is the digther signal 'counter'.
            static uint8_t R = 0;
            R++;
     128:	4a22      	ldr	r2, [pc, #136]	; (1b4 <CLEDController::clearLeds(int)+0xfc>)

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     12a:	7813      	.short	0x7813
     12c:	3301      	adds	r3, #1
     12e:	f003      	.short	0xf003
     130:	0307      	lsls	r7, r0, #12

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     132:	f013 0f01 	tst.w	r3, #1
            R++;

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     136:	7013      	.short	0x7013

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     138:	bf14      	ite	ne
     13a:	2180      	.short	0x2180
     13c:	2100      	moveq	r1, #0

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
     13e:	079a      	lsls	r2, r3, #30
     140:	f041d502 	.word	0xf041d502
     144:	0140      	lsls	r0, r0, #5
     146:	b2c9      	.short	0xb2c9
                if(R & 0x04) { Q |= 0x20; }
     148:	075b      	lsls	r3, r3, #29
            // Now we adjust Q to fall in the center of each range,
            // instead of at the start of the range.
            // If ditherBits is 2, Q will be (0, 128, 64, 192) at first,
            // and this adjustment makes it (31, 159, 95, 223).
            if( ditherBits < 8) {
                Q += 0x01 << (7 - ditherBits);
     14a:	f04f      	.short	0xf04f
     14c:	0200      	lsls	r0, r0, #8
     14e:	f10d      	.short	0xf10d
     150:	031b      	lsls	r3, r3, #12
     152:	f10d      	.short	0xf10d
     154:	071e      	lsls	r6, r3, #28

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
                if(R & 0x04) { Q |= 0x20; }
     156:	bf48      	.short	0xbf48
     158:	f041 0120 	orrmi.w	r1, r1, #32
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     15c:	f44f 7e80 	mov.w	lr, #256	; 0x100
            // Now we adjust Q to fall in the center of each range,
            // instead of at the start of the range.
            // If ditherBits is 2, Q will be (0, 128, 64, 192) at first,
            // and this adjustment makes it (31, 159, 95, 223).
            if( ditherBits < 8) {
                Q += 0x01 << (7 - ditherBits);
     160:	b2c93110 	.word	0xb2c93110
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     164:	b1aa      	cbz	r2, 192 <CLEDController::clearLeds(int)+0xda>
     166:	fb9e      	.short	0xfb9e
     168:	f2f2 b2d2 	b.w	6f2710 <_flashimagelen+0x6e58c0>
     16c:	1c50      	adds	r0, r2, #1
     16e:	b2c0      	.short	0xb2c0
///  4 clocks AVR with MUL, 2 clocks ARM
LIB8STATIC_ALWAYS_INLINE uint8_t scale8( uint8_t i, fract8 scale)
{
#if SCALE8_C == 1
#if (FASTLED_SCALE8_FIXED == 1)
    return (((uint16_t)i) * (1+(uint16_t)(scale))) >> 8;
     170:	fb00 1501 	mla	r5, r0, r1, r1
     174:	122d7018 	.word	0x122d7018
     178:	b2ee      	uxtb	r6, r5
                    d[i] = scale8(Q, e[i]);
#if (FASTLED_SCALE8_FIXED == 1)
                    if(d[i]) (d[i]--);
     17a:	b105      	cbz	r5, 17e <CLEDController::clearLeds(int)+0xc6>
     17c:	3e01      	subs	r6, #1
     17e:	f803 6c03 	strb.w	r6, [r3, #-3]
#endif
                    if(e[i]) e[i]--;
     182:	b100      	.short	0xb100
     184:	701a      	strb	r2, [r3, #0]
     186:	3301      	adds	r3, #1
            // D and E form the "scaled dither signal"
            // which is added to pixel values to affect the
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
     188:	d008429f 	.word	0xd008429f
     18c:	78da      	ldrb	r2, [r3, #3]
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     18e:	2a00      	.short	0x2a00
     190:	d1e9      	bne.n	166 <CLEDController::clearLeds(int)+0xae>
     192:	701a      	.short	0x701a
     194:	3301      	adds	r3, #1
                    d[i] = scale8(Q, e[i]);
     196:	f803      	.short	0xf803
     198:	2c04      	cmp	r4, #4
            // D and E form the "scaled dither signal"
            // which is added to pixel values to affect the
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
     19a:	429f      	cmp	r7, r3
     19c:	6825d1f6 	.word	0x6825d1f6
     1a0:	e7b8      	b.n	114 <CLEDController::clearLeds(int)+0x5c>
        show(data, nLeds, getAdjustment(brightness));
    }

    /// show function w/integer brightness, will scale for color correction and temperature
    void showColor(const struct CRGB &data, int nLeds, uint8_t brightness) {
        showColor(data, nLeds, getAdjustment(brightness));
     1a2:	460a      	.short	0x460a
     1a4:	ab02      	add	r3, sp, #8
     1a6:	a901      	.short	0xa901
     1a8:	47b0      	blx	r6

	///initialize the LED controller
	virtual void init() = 0;

	///clear out/zero out the given number of leds.
	virtual void clearLeds(int nLeds) { showColor(CRGB::Black, nLeds, CRGB::Black); }
     1aa:	b00b      	add	sp, #44	; 0x2c
     1ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1ae:	bf00      	.short	0xbf00
     1b0:	01b9      	lsls	r1, r7, #6
     1b2:	0000      	.short	0x0000
     1b4:	4e7c      	ldr	r6, [pc, #496]	; (3a8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x68>)
     1b6:	2000      	.short	0x2000

000001b8 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)>:

  /// set all the leds on the controller to a given color
  ///@param data the crgb color to set the leds to
  ///@param nLeds the numner of leds to set to this color
  ///@param scale the rgb scaling value for outputting color
  virtual void showColor(const struct CRGB & data, int nLeds, CRGB scale) {
     1b8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ba:	b089      	.short	0xb089

    /// allow copy construction
	inline CRGB(const CRGB& rhs) __attribute__((always_inline))
    {
        r = rhs.r;
        g = rhs.g;
     1bc:	785d      	ldrb	r5, [r3, #1]
        b = rhs.b;
     1be:	789c      	ldrb	r4, [r3, #2]
            enable_dithering(dither);
            mAdvance = 3;
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
     1c0:	9101      	str	r1, [sp, #4]
    }

    /// allow copy construction
	inline CRGB(const CRGB& rhs) __attribute__((always_inline))
    {
        r = rhs.r;
     1c2:	7819      	ldrb	r1, [r3, #0]
     1c4:	7c83      	ldrb	r3, [r0, #18]
     1c6:	9202      	str	r2, [sp, #8]
            return mLenRemaining >= n;
        }

        // toggle dithering enable
        void enable_dithering(EDitherMode dither) {
            switch(dither) {
     1c8:	2b01      	cmp	r3, #1
            enable_dithering(dither);
            mAdvance = 3;
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
     1ca:	9203      	str	r2, [sp, #12]
     1cc:	1016f88d 	.word	0x1016f88d
        g = rhs.g;
     1d0:	f88d 5017 	strb.w	r5, [sp, #23]
        b = rhs.b;
     1d4:	4018f88d 	.word	0x4018f88d
            return mLenRemaining >= n;
        }

        // toggle dithering enable
        void enable_dithering(EDitherMode dither) {
            switch(dither) {
     1d8:	d016      	beq.n	208 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x50>
                case BINARY_DITHER: init_binary_dithering(); break;
                default: d[0]=d[1]=d[2]=e[0]=e[1]=e[2]=0; break;
     1da:	2300      	.short	0x2300
     1dc:	f88d 3015 	strb.w	r3, [sp, #21]
     1e0:	3014f88d 	.word	0x3014f88d
     1e4:	f88d 3013 	strb.w	r3, [sp, #19]
     1e8:	f88d 3012 	strb.w	r3, [sp, #18]
     1ec:	3011f88d 	.word	0x3011f88d
     1f0:	f88d 3010 	strb.w	r3, [sp, #16]
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 0;
     1f4:	2300      	movs	r3, #0
  ///@param data the crgb color to set the leds to
  ///@param nLeds the numner of leds to set to this color
  ///@param scale the rgb scaling value for outputting color
  virtual void showColor(const struct CRGB & data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     1f6:	6802      	ldr	r2, [r0, #0]
     1f8:	f88da901 	.word	0xf88da901
            initOffsets(len);
        }

        PixelController(const CRGB &d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)&d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 0;
     1fc:	3019      	adds	r0, #25
        }

        void initOffsets(int len) {
          int nOffset = 0;
          for(int i = 0; i < LANES; i++) {
            mOffsets[i] = nOffset;
     1fe:	9307      	.short	0x9307
  ///@param data the crgb color to set the leds to
  ///@param nLeds the numner of leds to set to this color
  ///@param scale the rgb scaling value for outputting color
  virtual void showColor(const struct CRGB & data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     200:	6993      	ldr	r3, [r2, #24]
     202:	4798      	.short	0x4798
  }
     204:	b009      	add	sp, #36	; 0x24
     206:	bdf0      	.short	0xbdf0
                                  (UPDATES_PER_FULL_DITHER_CYCLE>128) )
#define VIRTUAL_BITS RECOMMENDED_VIRTUAL_BITS

            // R is the digther signal 'counter'.
            static uint8_t R = 0;
            R++;
     208:	4a1b      	ldr	r2, [pc, #108]	; (278 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0xc0>)

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     20a:	7813      	.short	0x7813
     20c:	3301      	adds	r3, #1
     20e:	f003      	.short	0xf003
     210:	0307      	lsls	r7, r0, #12

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     212:	f013      	.short	0xf013
     214:	0f01      	lsrs	r1, r0, #28
            R++;

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     216:	7013      	.short	0x7013

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     218:	bf14      	ite	ne
     21a:	2280      	.short	0x2280
     21c:	2200      	moveq	r2, #0

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
     21e:	079c      	.short	0x079c
     220:	d502      	bpl.n	228 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x70>
     222:	f042      	.short	0xf042
     224:	0240      	lsls	r0, r0, #9
     226:	b2d2      	.short	0xb2d2
                if(R & 0x04) { Q |= 0x20; }
     228:	075b      	lsls	r3, r3, #29
     22a:	f10d      	.short	0xf10d
     22c:	0716      	lsls	r6, r2, #28
     22e:	f10d      	.short	0xf10d
     230:	0313      	lsls	r3, r2, #12
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     232:	f44f 7e80 	mov.w	lr, #256	; 0x100

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
                if(R & 0x04) { Q |= 0x20; }
     236:	bf48      	it	mi
     238:	f042 0220 	orrmi.w	r2, r2, #32
            // Now we adjust Q to fall in the center of each range,
            // instead of at the start of the range.
            // If ditherBits is 2, Q will be (0, 128, 64, 192) at first,
            // and this adjustment makes it (31, 159, 95, 223).
            if( ditherBits < 8) {
                Q += 0x01 << (7 - ditherBits);
     23c:	b2d23210 	.word	0xb2d23210
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     240:	b1a9      	cbz	r1, 26e <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0xb6>
     242:	fb9e      	.short	0xfb9e
     244:	f1f1 b2c9 	b.w	5f17da <_flashimagelen+0x5e498a>
     248:	1c4c      	adds	r4, r1, #1
     24a:	b2e4      	uxtb	r4, r4
     24c:	2502fb04 	.word	0x2502fb04
     250:	701c      	strb	r4, [r3, #0]
     252:	122d      	.short	0x122d
     254:	b2ee      	uxtb	r6, r5
                    d[i] = scale8(Q, e[i]);
#if (FASTLED_SCALE8_FIXED == 1)
                    if(d[i]) (d[i]--);
     256:	b105      	.short	0xb105
     258:	3e01      	subs	r6, #1
     25a:	f803      	.short	0xf803
     25c:	6c03      	ldr	r3, [r0, #64]	; 0x40
#endif
                    if(e[i]) e[i]--;
     25e:	b104      	.short	0xb104
     260:	7019      	strb	r1, [r3, #0]
     262:	3301      	.short	0x3301
            // D and E form the "scaled dither signal"
            // which is added to pixel values to affect the
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
     264:	42bb      	cmp	r3, r7
     266:	d0c5      	.short	0xd0c5
     268:	78d9      	ldrb	r1, [r3, #3]
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     26a:	2900      	.short	0x2900
     26c:	d1e9      	bne.n	242 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::showColor(CRGB const&, int, CRGB)+0x8a>
     26e:	7019      	.short	0x7019
                    d[i] = scale8(Q, e[i]);
     270:	f803 1c03 	strb.w	r1, [r3, #-3]
     274:	bf00e7f5 	.word	0xbf00e7f5
     278:	4e7c      	ldr	r6, [pc, #496]	; (46c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x12c>)
     27a:	2000      	.short	0x2000

0000027c <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::show(CRGB const*, int, CRGB)>:

/// write the passed in rgb data out to the leds managed by this controller
///@param data the rgb data to write out to the strip
///@param nLeds the number of leds being written out
///@param scale the rgb scaling to apply to each led before writing it out
  virtual void show(const struct CRGB *data, int nLeds, CRGB scale) {
     27c:	b5f0      	push	{r4, r5, r6, r7, lr}
     27e:	b089      	.short	0xb089

    /// allow copy construction
	inline CRGB(const CRGB& rhs) __attribute__((always_inline))
    {
        r = rhs.r;
        g = rhs.g;
     280:	785d      	ldrb	r5, [r3, #1]
        b = rhs.b;
     282:	789c      	.short	0x789c
            mData += skip;
            mAdvance = (advance) ? 3+skip : 0;
            initOffsets(len);
        }

        PixelController(const CRGB *d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)d), mLen(len), mLenRemaining(len), mScale(s) {
     284:	9101      	str	r1, [sp, #4]
    }

    /// allow copy construction
	inline CRGB(const CRGB& rhs) __attribute__((always_inline))
    {
        r = rhs.r;
     286:	7819      	.short	0x7819
     288:	7c83      	ldrb	r3, [r0, #18]
     28a:	9202      	.short	0x9202
            return mLenRemaining >= n;
        }

        // toggle dithering enable
        void enable_dithering(EDitherMode dither) {
            switch(dither) {
     28c:	2b01      	cmp	r3, #1
            mData += skip;
            mAdvance = (advance) ? 3+skip : 0;
            initOffsets(len);
        }

        PixelController(const CRGB *d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)d), mLen(len), mLenRemaining(len), mScale(s) {
     28e:	9203      	.short	0x9203
     290:	f88d 1016 	strb.w	r1, [sp, #22]
        g = rhs.g;
     294:	5017f88d 	.word	0x5017f88d
        b = rhs.b;
     298:	f88d 4018 	strb.w	r4, [sp, #24]
            return mLenRemaining >= n;
        }

        // toggle dithering enable
        void enable_dithering(EDitherMode dither) {
            switch(dither) {
     29c:	2300d017 	.word	0x2300d017
                case BINARY_DITHER: init_binary_dithering(); break;
                default: d[0]=d[1]=d[2]=e[0]=e[1]=e[2]=0; break;
     2a0:	f88d 3015 	strb.w	r3, [sp, #21]
     2a4:	3014f88d 	.word	0x3014f88d
     2a8:	f88d 3013 	strb.w	r3, [sp, #19]
     2ac:	3012f88d 	.word	0x3012f88d
     2b0:	f88d 3011 	strb.w	r3, [sp, #17]
     2b4:	3010f88d 	.word	0x3010f88d
///@param data the rgb data to write out to the strip
///@param nLeds the number of leds being written out
///@param scale the rgb scaling to apply to each led before writing it out
  virtual void show(const struct CRGB *data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     2b8:	6803      	ldr	r3, [r0, #0]
            initOffsets(len);
        }

        PixelController(const CRGB *d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 3;
     2ba:	2103      	.short	0x2103
        }

        void initOffsets(int len) {
          int nOffset = 0;
          for(int i = 0; i < LANES; i++) {
            mOffsets[i] = nOffset;
     2bc:	2200      	movs	r2, #0
            initOffsets(len);
        }

        PixelController(const CRGB *d, int len, CRGB & s, EDitherMode dither = BINARY_DITHER) : mData((const uint8_t*)d), mLen(len), mLenRemaining(len), mScale(s) {
            enable_dithering(dither);
            mAdvance = 3;
     2be:	f88d      	.short	0xf88d
     2c0:	1019      	asrs	r1, r3, #32
///@param data the rgb data to write out to the strip
///@param nLeds the number of leds being written out
///@param scale the rgb scaling to apply to each led before writing it out
  virtual void show(const struct CRGB *data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     2c2:	a901      	.short	0xa901
     2c4:	699b      	ldr	r3, [r3, #24]
        }

        void initOffsets(int len) {
          int nOffset = 0;
          for(int i = 0; i < LANES; i++) {
            mOffsets[i] = nOffset;
     2c6:	9207      	.short	0x9207
///@param data the rgb data to write out to the strip
///@param nLeds the number of leds being written out
///@param scale the rgb scaling to apply to each led before writing it out
  virtual void show(const struct CRGB *data, int nLeds, CRGB scale) {
    PixelController<RGB_ORDER, LANES, MASK> pixels(data, nLeds, scale, getDither());
    showPixels(pixels);
     2c8:	4798      	blx	r3
  }
     2ca:	b009      	.short	0xb009
     2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                  (UPDATES_PER_FULL_DITHER_CYCLE>128) )
#define VIRTUAL_BITS RECOMMENDED_VIRTUAL_BITS

            // R is the digther signal 'counter'.
            static uint8_t R = 0;
            R++;
     2ce:	4a1b      	.short	0x4a1b

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     2d0:	7813      	ldrb	r3, [r2, #0]
     2d2:	3301      	.short	0x3301
     2d4:	f003 0307 	and.w	r3, r3, #7

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     2d8:	0f01f013 	.word	0x0f01f013
            R++;

            // R is wrapped around at 2^ditherBits,
            // so if ditherBits is 2, R will cycle through (0,1,2,3)
            uint8_t ditherBits = VIRTUAL_BITS;
            R &= (0x01 << ditherBits) - 1;
     2dc:	7013      	strb	r3, [r2, #0]

            // Q is the "unscaled dither signal" itself.
            // It's initialized to the reversed bits of R.
            // If 'ditherBits' is 2, Q here will cycle through (0,128,64,192)
            uint8_t Q = 0;
     2de:	bf14      	.short	0xbf14
     2e0:	2280      	movne	r2, #128	; 0x80
     2e2:	2200      	moveq	r2, #0

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
     2e4:	079c      	lsls	r4, r3, #30
     2e6:	d502      	.short	0xd502
     2e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     2ec:	b2d2      	uxtb	r2, r2
                if(R & 0x04) { Q |= 0x20; }
     2ee:	075b      	.short	0x075b
     2f0:	f10d 0716 	add.w	r7, sp, #22
     2f4:	f10d 0313 	add.w	r3, sp, #19
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     2f8:	f44f 7e80 	mov.w	lr, #256	; 0x100

            // Reverse bits in a byte
            {
                if(R & 0x01) { Q |= 0x80; }
                if(R & 0x02) { Q |= 0x40; }
                if(R & 0x04) { Q |= 0x20; }
     2fc:	f042bf48 	.word	0xf042bf48
     300:	0220      	lsls	r0, r4, #8
            // Now we adjust Q to fall in the center of each range,
            // instead of at the start of the range.
            // If ditherBits is 2, Q will be (0, 128, 64, 192) at first,
            // and this adjustment makes it (31, 159, 95, 223).
            if( ditherBits < 8) {
                Q += 0x01 << (7 - ditherBits);
     302:	3210      	adds	r2, #16
     304:	b2d2      	uxtb	r2, r2
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     306:	b1a9      	.short	0xb1a9
     308:	fb9e f1f1 	sdiv	r1, lr, r1
     30c:	1c4cb2c9 	.word	0x1c4cb2c9
     310:	b2e4      	uxtb	r4, r4
     312:	fb04 2502 	mla	r5, r4, r2, r2
     316:	701c      	.short	0x701c
     318:	122d      	asrs	r5, r5, #8
     31a:	b2ee      	.short	0xb2ee
                    d[i] = scale8(Q, e[i]);
#if (FASTLED_SCALE8_FIXED == 1)
                    if(d[i]) (d[i]--);
     31c:	b105      	cbz	r5, 320 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::show(CRGB const*, int, CRGB)+0xa4>
     31e:	3e01      	subs	r6, #1
     320:	6c03f803 	.word	0x6c03f803
#endif
                    if(e[i]) e[i]--;
     324:	b104      	cbz	r4, 328 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::show(CRGB const*, int, CRGB)+0xac>
     326:	7019      	.short	0x7019
     328:	3301      	adds	r3, #1
            // D and E form the "scaled dither signal"
            // which is added to pixel values to affect the
            // actual dithering.

            // Setup the initial D and E values
            for(int i = 0; i < 3; i++) {
     32a:	42bb      	.short	0x42bb
     32c:	d0c4      	beq.n	2b8 <CPixelLEDController<(EOrder)136, 1, 4294967295ul>::show(CRGB const*, int, CRGB)+0x3c>
     32e:	78d9      	ldrb	r1, [r3, #3]
                    uint8_t s = mScale.raw[i];
                    e[i] = s ? (256/s) + 1 : 0;
     330:	2900      	cmp	r1, #0
     332:	d1e9      	.short	0xd1e9
     334:	7019      	strb	r1, [r3, #0]
                    d[i] = scale8(Q, e[i]);
     336:	f803      	.short	0xf803
     338:	1c03      	adds	r3, r0, #0
     33a:	e7f5      	.short	0xe7f5
     33c:	4e7c      	ldr	r6, [pc, #496]	; (530 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x1f0>)
     33e:	2000      	.short	0x2000

00000340 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)>:
		mSPI.init();
	}

protected:

	virtual void showPixels(PixelController<RGB_ORDER> & pixels) {
     340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// Before using SPI.transfer() or asserting chip select pins,
	// this function is used to gain exclusive access to the SPI bus
	// and configure the correct settings.
	void beginTransaction(SPISettings settings) {
		if (interruptMasksUsed) {
     344:	92e8f8df 	.word	0x92e8f8df
     348:	b087      	sub	sp, #28
     34a:	4680      	.short	0x4680
     34c:	f899 3013 	ldrb.w	r3, [r9, #19]
     350:	d0352b00 	.word	0xd0352b00
			__disable_irq();
     354:	b672      	cpsid	i
			if (interruptMasksUsed & 0x01) {
     356:	f899      	.short	0xf899
     358:	2013      	movs	r0, #19
     35a:	07d5      	lsls	r5, r2, #31
     35c:	4613      	mov	r3, r2
     35e:	d507      	bpl.n	370 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x30>
				interruptSave[0] = NVIC_ICER0 & interruptMask[0];
     360:	4cae      	ldr	r4, [pc, #696]	; (61c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2dc>)
     362:	f8d9 0014 	ldr.w	r0, [r9, #20]
     366:	6825      	ldr	r5, [r4, #0]
     368:	4028      	ands	r0, r5
     36a:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
				NVIC_ICER0 = interruptSave[0];
     36e:	6020      	str	r0, [r4, #0]
			}
			if (interruptMasksUsed & 0x02) {
     370:	0794      	lsls	r4, r2, #30
     372:	d509      	bpl.n	388 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x48>
				interruptSave[1] = NVIC_ICER1 & interruptMask[1];
     374:	48aa      	ldr	r0, [pc, #680]	; (620 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2e0>)
     376:	f8d9 2018 	ldr.w	r2, [r9, #24]
     37a:	6804      	ldr	r4, [r0, #0]
     37c:	f899 3013 	ldrb.w	r3, [r9, #19]
     380:	4022      	ands	r2, r4
     382:	f8c9 202c 	str.w	r2, [r9, #44]	; 0x2c
				NVIC_ICER1 = interruptSave[1];
     386:	6002      	str	r2, [r0, #0]
			}
			if (interruptMasksUsed & 0x04) {
     388:	0758      	lsls	r0, r3, #29
     38a:	d509      	bpl.n	3a0 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x60>
				interruptSave[2] = NVIC_ICER2 & interruptMask[2];
     38c:	48a5      	ldr	r0, [pc, #660]	; (624 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2e4>)
     38e:	f8d9 201c 	ldr.w	r2, [r9, #28]
     392:	6804      	ldr	r4, [r0, #0]
     394:	f899 3013 	ldrb.w	r3, [r9, #19]
     398:	4022      	ands	r2, r4
     39a:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
				NVIC_ICER2 = interruptSave[2];
     39e:	6002      	str	r2, [r0, #0]
			}
			if (interruptMasksUsed & 0x08) {
     3a0:	071a      	lsls	r2, r3, #28
     3a2:	d509      	bpl.n	3b8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x78>
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
     3a4:	48a0      	ldr	r0, [pc, #640]	; (628 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2e8>)
     3a6:	f8d9 2020 	ldr.w	r2, [r9, #32]
     3aa:	6804      	ldr	r4, [r0, #0]
     3ac:	f899 3013 	ldrb.w	r3, [r9, #19]
     3b0:	4022      	ands	r2, r4
     3b2:	f8c9 2034 	str.w	r2, [r9, #52]	; 0x34
				NVIC_ICER3 = interruptSave[3];
     3b6:	6002      	str	r2, [r0, #0]
			}
			if (interruptMasksUsed & 0x10) {
     3b8:	06db      	lsls	r3, r3, #27
     3ba:	f100 81ab 	bmi.w	714 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3d4>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
				NVIC_ICER4 = interruptSave[4];
			}
			__enable_irq();
     3be:	b662      	cpsie	i
		}
		inTransactionFlag = 1;
		#endif

		//printf("trans\n");
		if (settings.clock() != _clock) {
     3c0:	4c9a      	ldr	r4, [pc, #616]	; (62c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2ec>)
     3c2:	f8d9 3008 	ldr.w	r3, [r9, #8]
     3c6:	489a      	ldr	r0, [pc, #616]	; (630 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2f0>)
     3c8:	42a3      	cmp	r3, r4
     3ca:	f000 81ac 	beq.w	726 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3e6>
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
     3ce:	4b99      	ldr	r3, [pc, #612]	; (634 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2f4>)
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     3d0:	4d99      	ldr	r5, [pc, #612]	; (638 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2f8>)
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
     3d2:	699a      	ldr	r2, [r3, #24]
						     720000000,  // PLL3 PFD0
						     528000000,  // PLL2
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();
     3d4:	6084      	str	r4, [r0, #8]

			uint32_t cbcmr = CCM_CBCMR;
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     3d6:	f3c2 1601 	ubfx	r6, r2, #4, #2
     3da:	f3c2 6282 	ubfx	r2, r2, #26, #3
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
     3de:	4b97      	ldr	r3, [pc, #604]	; (63c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2fc>)

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     3e0:	3201      	adds	r2, #1
     3e2:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
     3e6:	fbb0 f0f2 	udiv	r0, r0, r2
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
     3ea:	fba3 2300 	umull	r2, r3, r3, r0

			if (d && clkhz/d > _clock) d++;
     3ee:	0d1a      	lsrs	r2, r3, #20
     3f0:	f040 8186 	bne.w	700 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3c0>
				div = d-2;
			} else {
				div =0;
			}
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
     3f4:	f8c9 200c 	str.w	r2, [r9, #12]
     3f8:	f8d9 3000 	ldr.w	r3, [r9]

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
     3fc:	2400      	movs	r4, #0
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     3fe:	2003      	movs	r0, #3
		port().CCR = _ccr;
		port().TCR = settings.tcr;
     400:	2507      	movs	r5, #7
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
     402:	611c      	str	r4, [r3, #16]
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
		port().CCR = _ccr;
		port().TCR = settings.tcr;
		port().CR = LPSPI_CR_MEN;
     404:	2401      	movs	r4, #1
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     406:	6258      	str	r0, [r3, #36]	; 0x24

	// latch the CS select
	void inline select() __attribute__((always_inline)) {
    // begin the SPI transaction
    _SPIObject.beginTransaction(SPISettings(_SPI_CLOCK_RATE, MSBFIRST, SPI_MODE0));
    if(m_pSelect != NULL) { m_pSelect->select(); }
     408:	f8d8 0018 	ldr.w	r0, [r8, #24]
		port().CCR = _ccr;
     40c:	641a      	str	r2, [r3, #64]	; 0x40
		port().TCR = settings.tcr;
     40e:	661d      	str	r5, [r3, #96]	; 0x60
     410:	4d87      	ldr	r5, [pc, #540]	; (630 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2f0>)
		port().CR = LPSPI_CR_MEN;
     412:	611c      	str	r4, [r3, #16]
     414:	b150      	cbz	r0, 42c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xec>
     416:	6802      	ldr	r2, [r0, #0]
     418:	4c89      	ldr	r4, [pc, #548]	; (640 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x300>)
     41a:	6812      	ldr	r2, [r2, #0]
     41c:	42a2      	cmp	r2, r4
     41e:	f040 8186 	bne.w	72e <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3ee>
	typedef RwReg port_t;

	inline void setOutput() { pinMode(mPin, OUTPUT); }
	inline void setInput() { pinMode(mPin, INPUT); }

	inline void hi() __attribute__ ((always_inline)) { *mPort |= mPinMask; }
     422:	6844      	ldr	r4, [r0, #4]
     424:	68c0      	ldr	r0, [r0, #12]
     426:	6822      	ldr	r2, [r4, #0]
     428:	4302      	orrs	r2, r0
     42a:	6022      	str	r2, [r4, #0]
	// wait until all queued up data has been written
	static void waitFully() { /* TODO */ }

	// write a byte out via SPI (returns immediately on writing register) -
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
     42c:	f8d8 201c 	ldr.w	r2, [r8, #28]
        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t advanceAndLoadAndScale(PixelController & pc) { pc.advanceData(); return pc.loadAndScale<SLOT>(pc); }
        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t advanceAndLoadAndScale(PixelController & pc, int lane) { pc.advanceData(); return pc.loadAndScale<SLOT>(pc, lane); }
        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t advanceAndLoadAndScale(PixelController & pc, int lane, uint8_t scale) { pc.advanceData(); return pc.loadAndScale<SLOT>(pc, lane, scale); }

        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t getd(PixelController & pc) { return pc.d[RO(SLOT)]; }
        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t getscale(PixelController & pc) { return pc.mScale.raw[RO(SLOT)]; }
     430:	7d08      	ldrb	r0, [r1, #20]
     432:	7ccc      	ldrb	r4, [r1, #19]
     434:	7c8d      	ldrb	r5, [r1, #18]
     436:	2a00      	cmp	r2, #0
     438:	f040 8141 	bne.w	6be <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x37e>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     43c:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     43e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     440:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     444:	d0fb      	beq.n	43e <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xfe>
     446:	6f5a      	ldr	r2, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     448:	2200      	movs	r2, #0
     44a:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     44c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     44e:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     452:	d0fb      	beq.n	44c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x10c>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     454:	2200      	movs	r2, #0
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
     456:	6f5e      	ldr	r6, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     458:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     45a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     45c:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     460:	d0fb      	beq.n	45a <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x11a>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     462:	2200      	movs	r2, #0
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
     464:	6f5e      	ldr	r6, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     466:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     468:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     46a:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     46e:	d0fb      	beq.n	468 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x128>
#else
		const uint8_t brightness = 0x1F;
#endif

		startBoundary();
		while (pixels.has(1)) {
     470:	f8d1 c008 	ldr.w	ip, [r1, #8]
     474:	6f5a      	ldr	r2, [r3, #116]	; 0x74
     476:	f1bc 0f00 	cmp.w	ip, #0
     47a:	f340 815d 	ble.w	738 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3f8>
     47e:	1c6a      	adds	r2, r5, #1
        __attribute__((always_inline)) inline void preStepFirstByteDithering() {
            d[RO(0)] = e[RO(0)] - d[RO(0)];
        }

        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t loadByte(PixelController & pc) { return pc.mData[RO(SLOT)]; }
        template<int SLOT>  __attribute__((always_inline)) inline static uint8_t loadByte(PixelController & pc, int lane) { return pc.mData[pc.mOffsets[lane] + RO(SLOT)]; }
     480:	f8d1 b018 	ldr.w	fp, [r1, #24]
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     484:	4d6f      	ldr	r5, [pc, #444]	; (644 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x304>)
     486:	2700      	movs	r7, #0
     488:	9202      	str	r2, [sp, #8]
     48a:	1c62      	adds	r2, r4, #1
     48c:	680e      	ldr	r6, [r1, #0]
     48e:	9203      	str	r2, [sp, #12]
     490:	1c42      	adds	r2, r0, #1
     492:	9204      	str	r2, [sp, #16]
     494:	f10b 0202 	add.w	r2, fp, #2
     498:	9201      	str	r2, [sp, #4]
     49a:	f10b 0201 	add.w	r2, fp, #1
     49e:	9200      	str	r2, [sp, #0]
		mSPI.writeByte(0xE0 | brightness);
		mSPI.writeByte(b0);
		mSPI.writeByte(b1);
		mSPI.writeByte(b2);
#else
		uint16_t b = 0xE000 | (brightness << 8) | (uint16_t)b0;
     4a0:	9a01      	ldr	r2, [sp, #4]
     4a2:	f816 e00b 	ldrb.w	lr, [r6, fp]
     4a6:	5cb4      	ldrb	r4, [r6, r2]
     4a8:	9a00      	ldr	r2, [sp, #0]
     4aa:	5cb0      	ldrb	r0, [r6, r2]
     4ac:	9a04      	ldr	r2, [sp, #16]
     4ae:	fb02 f404 	mul.w	r4, r2, r4
     4b2:	9a03      	ldr	r2, [sp, #12]
     4b4:	fb02 f000 	mul.w	r0, r2, r0
     4b8:	9a02      	ldr	r2, [sp, #8]
     4ba:	1224      	asrs	r4, r4, #8
     4bc:	fb02 f20e 	mul.w	r2, r2, lr
     4c0:	1200      	asrs	r0, r0, #8
     4c2:	f064 04ff 	orn	r4, r4, #255	; 0xff
     4c6:	1212      	asrs	r2, r2, #8
	// wait until all queued up data has been written
	static void waitFully() { /* TODO */ }

	// write a byte out via SPI (returns immediately on writing register) -
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
     4c8:	2f00      	cmp	r7, #0
     4ca:	d13d      	bne.n	548 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x208>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     4cc:	27ff      	movs	r7, #255	; 0xff
     4ce:	665f      	str	r7, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     4d0:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     4d2:	f417 1ff8 	tst.w	r7, #2031616	; 0x1f0000
     4d6:	d0fb      	beq.n	4d0 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x190>
     4d8:	6f5f      	ldr	r7, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     4da:	b2e4      	uxtb	r4, r4
     4dc:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     4de:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     4e0:	f414 1ff8 	tst.w	r4, #2031616	; 0x1f0000
     4e4:	d0fb      	beq.n	4de <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x19e>
		mSPI.writeWord(b);
		uint16_t w = b1 << 8;
     4e6:	0200      	lsls	r0, r0, #8
     4e8:	6f5c      	ldr	r4, [r3, #116]	; 0x74
     4ea:	b280      	uxth	r0, r0
		w |= b2;
     4ec:	4310      	orrs	r0, r2
     4ee:	b282      	uxth	r2, r0
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     4f0:	0a10      	lsrs	r0, r2, #8
     4f2:	6658      	str	r0, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     4f4:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     4f6:	f410 1ff8 	tst.w	r0, #2031616	; 0x1f0000
     4fa:	d0fb      	beq.n	4f4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x1b4>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     4fc:	b2d2      	uxtb	r2, r2
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
     4fe:	6f58      	ldr	r0, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     500:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     502:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     504:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     508:	d0fb      	beq.n	502 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x1c2>

        // step the dithering forward
         __attribute__((always_inline)) inline void stepDithering() {
             // IF UPDATING HERE, BE SURE TO UPDATE THE ASM VERSION IN
             // clockless_trinket.h!
                d[0] = e[0] - d[0];
     50a:	7b0a      	ldrb	r2, [r1, #12]

        // get the amount to advance the pointer by
        __attribute__((always_inline)) inline int advanceBy() { return mAdvance; }

        // advance the data pointer forward, adjust position counter
         __attribute__((always_inline)) inline void advanceData() { mData += mAdvance; mLenRemaining--;}
     50c:	f10c 3cff 	add.w	ip, ip, #4294967295
        // step the dithering forward
         __attribute__((always_inline)) inline void stepDithering() {
             // IF UPDATING HERE, BE SURE TO UPDATE THE ASM VERSION IN
             // clockless_trinket.h!
                d[0] = e[0] - d[0];
                d[1] = e[1] - d[1];
     510:	7c0f      	ldrb	r7, [r1, #16]
     512:	7b48      	ldrb	r0, [r1, #13]
#else
		const uint8_t brightness = 0x1F;
#endif

		startBoundary();
		while (pixels.has(1)) {
     514:	f1bc 0f00 	cmp.w	ip, #0

        // step the dithering forward
         __attribute__((always_inline)) inline void stepDithering() {
             // IF UPDATING HERE, BE SURE TO UPDATE THE ASM VERSION IN
             // clockless_trinket.h!
                d[0] = e[0] - d[0];
     518:	7bcc      	ldrb	r4, [r1, #15]
                d[1] = e[1] - d[1];
     51a:	eba7 0000 	sub.w	r0, r7, r0
                d[2] = e[2] - d[2];
     51e:	7b8f      	ldrb	r7, [r1, #14]

        // step the dithering forward
         __attribute__((always_inline)) inline void stepDithering() {
             // IF UPDATING HERE, BE SURE TO UPDATE THE ASM VERSION IN
             // clockless_trinket.h!
                d[0] = e[0] - d[0];
     520:	eba4 0402 	sub.w	r4, r4, r2
                d[1] = e[1] - d[1];
                d[2] = e[2] - d[2];
     524:	7c4a      	ldrb	r2, [r1, #17]
     526:	f8d3 e074 	ldr.w	lr, [r3, #116]	; 0x74
     52a:	eba2 0207 	sub.w	r2, r2, r7

        // get the amount to advance the pointer by
        __attribute__((always_inline)) inline int advanceBy() { return mAdvance; }

        // advance the data pointer forward, adjust position counter
         __attribute__((always_inline)) inline void advanceData() { mData += mAdvance; mLenRemaining--;}
     52e:	f991 7015 	ldrsb.w	r7, [r1, #21]
     532:	f8c1 c008 	str.w	ip, [r1, #8]
     536:	443e      	add	r6, r7

        // step the dithering forward
         __attribute__((always_inline)) inline void stepDithering() {
             // IF UPDATING HERE, BE SURE TO UPDATE THE ASM VERSION IN
             // clockless_trinket.h!
                d[0] = e[0] - d[0];
     538:	730c      	strb	r4, [r1, #12]
                d[1] = e[1] - d[1];
     53a:	7348      	strb	r0, [r1, #13]
                d[2] = e[2] - d[2];
     53c:	738a      	strb	r2, [r1, #14]

        // get the amount to advance the pointer by
        __attribute__((always_inline)) inline int advanceBy() { return mAdvance; }

        // advance the data pointer forward, adjust position counter
         __attribute__((always_inline)) inline void advanceData() { mData += mAdvance; mLenRemaining--;}
     53e:	600e      	str	r6, [r1, #0]
     540:	dd25      	ble.n	58e <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x24e>
     542:	f8d8 701c 	ldr.w	r7, [r8, #28]
     546:	e7ab      	b.n	4a0 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x160>
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     548:	f107 0e07 	add.w	lr, r7, #7
     54c:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 648 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x308>
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     550:	6e2f      	ldr	r7, [r5, #96]	; 0x60
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     552:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
     556:	ea07 0a0a 	and.w	sl, r7, sl
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     55a:	f8d8 7020 	ldr.w	r7, [r8, #32]
     55e:	023f      	lsls	r7, r7, #8
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     560:	ea4e 0e0a 	orr.w	lr, lr, sl
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     564:	f047 07ff 	orr.w	r7, r7, #255	; 0xff
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     568:	f8c5 e060 	str.w	lr, [r5, #96]	; 0x60
      port().TDR = outData;		// output 9 bit data.
     56c:	666f      	str	r7, [r5, #100]	; 0x64
      while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
     56e:	6f2f      	ldr	r7, [r5, #112]	; 0x70
     570:	f017 0702 	ands.w	r7, r7, #2
     574:	d1fb      	bne.n	56e <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x22e>
     576:	9705      	str	r7, [sp, #20]
			port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8) - 1);  // turn back on 8 bit mode
     578:	f04a 0a07 	orr.w	sl, sl, #7
     57c:	4f31      	ldr	r7, [pc, #196]	; (644 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x304>)
     57e:	f8c7 a060 	str.w	sl, [r7, #96]	; 0x60
      port().RDR;
     582:	f8d7 e074 	ldr.w	lr, [r7, #116]	; 0x74
      m_bitCount = 0;
     586:	9f05      	ldr	r7, [sp, #20]
     588:	f8c8 701c 	str.w	r7, [r8, #28]
     58c:	e7a5      	b.n	4da <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x19a>
     58e:	f8d8 201c 	ldr.w	r2, [r8, #28]
class APA102Controller : public CPixelLEDController<RGB_ORDER> {
	typedef SPIOutput<DATA_PIN, CLOCK_PIN, SPI_SPEED> SPI;
	SPI mSPI;

	void startBoundary() { mSPI.writeWord(0); mSPI.writeWord(0); }
	void endBoundary(int nLeds) { int nDWords = (nLeds/32); do { mSPI.writeByte(0xFF); mSPI.writeByte(0x00); mSPI.writeByte(0x00); mSPI.writeByte(0x00); } while(nDWords--); }
     592:	6848      	ldr	r0, [r1, #4]
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     594:	26ff      	movs	r6, #255	; 0xff
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     596:	492b      	ldr	r1, [pc, #172]	; (644 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x304>)
     598:	2400      	movs	r4, #0
     59a:	2800      	cmp	r0, #0
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
      port().TDR = outData;		// output 9 bit data.
      while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
     59c:	460d      	mov	r5, r1
     59e:	bfb8      	it	lt
     5a0:	301f      	addlt	r0, #31
     5a2:	1140      	asrs	r0, r0, #5
	// wait until all queued up data has been written
	static void waitFully() { /* TODO */ }

	// write a byte out via SPI (returns immediately on writing register) -
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
     5a4:	b9f2      	cbnz	r2, 5e4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2a4>
     5a6:	665e      	str	r6, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     5a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     5aa:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     5ae:	d0fb      	beq.n	5a8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x268>
     5b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     5b2:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     5b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     5b6:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     5ba:	d0fb      	beq.n	5b4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x274>
     5bc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     5be:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     5c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     5c2:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     5c6:	d0fb      	beq.n	5c0 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x280>
     5c8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
     5ca:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     5cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     5ce:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
     5d2:	d0fb      	beq.n	5cc <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x28c>
     5d4:	3801      	subs	r0, #1
     5d6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
     5d8:	1c47      	adds	r7, r0, #1
     5da:	d037      	beq.n	64c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x30c>
     5dc:	f8d8 201c 	ldr.w	r2, [r8, #28]
     5e0:	2a00      	cmp	r2, #0
     5e2:	d0e0      	beq.n	5a6 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x266>
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     5e4:	6e0f      	ldr	r7, [r1, #96]	; 0x60
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     5e6:	3207      	adds	r2, #7
     5e8:	f8df e05c 	ldr.w	lr, [pc, #92]	; 648 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x308>
     5ec:	f3c2 020b 	ubfx	r2, r2, #0, #12
     5f0:	ea07 0e0e 	and.w	lr, r7, lr
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     5f4:	f8d8 7020 	ldr.w	r7, [r8, #32]
     5f8:	023f      	lsls	r7, r7, #8
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     5fa:	ea42 020e 	orr.w	r2, r2, lr
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     5fe:	f047 07ff 	orr.w	r7, r7, #255	; 0xff
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     602:	660a      	str	r2, [r1, #96]	; 0x60
      port().TDR = outData;		// output 9 bit data.
     604:	664f      	str	r7, [r1, #100]	; 0x64
      while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
     606:	6f0a      	ldr	r2, [r1, #112]	; 0x70
     608:	f012 0202 	ands.w	r2, r2, #2
     60c:	d1fb      	bne.n	606 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x2c6>
			port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8) - 1);  // turn back on 8 bit mode
     60e:	f04e 0707 	orr.w	r7, lr, #7
     612:	662f      	str	r7, [r5, #96]	; 0x60
      port().RDR;
     614:	6f6f      	ldr	r7, [r5, #116]	; 0x74
      m_bitCount = 0;
     616:	f8c8 201c 	str.w	r2, [r8, #28]
     61a:	e7ca      	b.n	5b2 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x272>
     61c:	e000e180 	.word	0xe000e180
     620:	e000e184 	.word	0xe000e184
     624:	e000e188 	.word	0xe000e188
     628:	e000e18c 	.word	0xe000e18c
     62c:	00b71b00 	.word	0x00b71b00
     630:	2000450c 	.word	0x2000450c
     634:	400fc000 	.word	0x400fc000
     638:	20000030 	.word	0x20000030
     63c:	165e9f81 	.word	0x165e9f81
     640:	00000085 	.word	0x00000085
     644:	403a0000 	.word	0x403a0000
     648:	fffff000 	.word	0xfffff000
    if(m_pSelect != NULL) { m_pSelect->select(); }
  }

	// release the CS select
	void inline release() __attribute__((always_inline)) {
    if(m_pSelect != NULL) { m_pSelect->release(); }
     64c:	f8d8 0018 	ldr.w	r0, [r8, #24]
     650:	b150      	cbz	r0, 668 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x328>
     652:	6803      	ldr	r3, [r0, #0]
     654:	4a40      	ldr	r2, [pc, #256]	; (758 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x418>)
     656:	685b      	ldr	r3, [r3, #4]
     658:	4293      	cmp	r3, r2
     65a:	d166      	bne.n	72a <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3ea>
	inline void lo() __attribute__ ((always_inline)) { *mPort &= ~mPinMask; }
     65c:	6842      	ldr	r2, [r0, #4]
     65e:	68c1      	ldr	r1, [r0, #12]
     660:	6813      	ldr	r3, [r2, #0]
     662:	ea23 0301 	bic.w	r3, r3, r1
     666:	6013      	str	r3, [r2, #0]
			pinMode(SPI_TRANSACTION_MISMATCH_LED, OUTPUT);
			digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
		}
		inTransactionFlag = 0;
		#endif
		if (interruptMasksUsed) {
     668:	f899 3013 	ldrb.w	r3, [r9, #19]
     66c:	493b      	ldr	r1, [pc, #236]	; (75c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x41c>)
     66e:	461a      	mov	r2, r3
     670:	b313      	cbz	r3, 6b8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x378>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
     672:	07dd      	lsls	r5, r3, #31
     674:	d502      	bpl.n	67c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x33c>
     676:	6a88      	ldr	r0, [r1, #40]	; 0x28
     678:	4939      	ldr	r1, [pc, #228]	; (760 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x420>)
     67a:	6008      	str	r0, [r1, #0]
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
     67c:	079c      	lsls	r4, r3, #30
     67e:	d505      	bpl.n	68c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x34c>
     680:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
     684:	4b37      	ldr	r3, [pc, #220]	; (764 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x424>)
     686:	f899 2013 	ldrb.w	r2, [r9, #19]
     68a:	6019      	str	r1, [r3, #0]
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
     68c:	0750      	lsls	r0, r2, #29
     68e:	d505      	bpl.n	69c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x35c>
     690:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
     694:	4b34      	ldr	r3, [pc, #208]	; (768 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x428>)
     696:	f899 2013 	ldrb.w	r2, [r9, #19]
     69a:	6019      	str	r1, [r3, #0]
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
     69c:	0711      	lsls	r1, r2, #28
     69e:	d505      	bpl.n	6ac <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x36c>
     6a0:	f8d9 1034 	ldr.w	r1, [r9, #52]	; 0x34
     6a4:	4b31      	ldr	r3, [pc, #196]	; (76c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x42c>)
     6a6:	f899 2013 	ldrb.w	r2, [r9, #19]
     6aa:	6019      	str	r1, [r3, #0]
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
     6ac:	06d3      	lsls	r3, r2, #27
     6ae:	d503      	bpl.n	6b8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x378>
     6b0:	f8d9 2038 	ldr.w	r2, [r9, #56]	; 0x38
     6b4:	4b2e      	ldr	r3, [pc, #184]	; (770 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x430>)
     6b6:	601a      	str	r2, [r3, #0]
		}
		endBoundary(pixels.size());

		mSPI.waitFully();
		mSPI.release();
	}
     6b8:	b007      	add	sp, #28
     6ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     6be:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 774 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x434>
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     6c2:	1dd6      	adds	r6, r2, #7
     6c4:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 780 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x440>
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
      uint32_t tcr = port().TCR;
     6c8:	f8dc 7060 	ldr.w	r7, [ip, #96]	; 0x60
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     6cc:	f3c6 060b 	ubfx	r6, r6, #0, #12
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     6d0:	f8d8 2020 	ldr.w	r2, [r8, #32]
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     6d4:	ea07 0e0e 	and.w	lr, r7, lr
      port().TDR = outData;		// output 9 bit data.
      while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
     6d8:	4667      	mov	r7, ip
	void inline writeByte(uint8_t b) __attribute__((always_inline)) {
    if(m_bitCount == 0) {
      _SPIObject.transfer(b);
    } else {
      // There's been a bit of data written, add that to the output as well
      uint32_t outData = (m_bitData << 8) | b;
     6da:	0212      	lsls	r2, r2, #8
      uint32_t tcr = port().TCR;
      port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8+m_bitCount) - 1);  // turn on 9 bit mode
     6dc:	ea46 060e 	orr.w	r6, r6, lr
     6e0:	f8cc 6060 	str.w	r6, [ip, #96]	; 0x60
      port().TDR = outData;		// output 9 bit data.
     6e4:	f8cc 2064 	str.w	r2, [ip, #100]	; 0x64
      while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
     6e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
     6ea:	4e22      	ldr	r6, [pc, #136]	; (774 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x434>)
     6ec:	f012 0202 	ands.w	r2, r2, #2
     6f0:	d1fa      	bne.n	6e8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3a8>
			port().TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ((8) - 1);  // turn back on 8 bit mode
     6f2:	f04e 0707 	orr.w	r7, lr, #7
     6f6:	6637      	str	r7, [r6, #96]	; 0x60
      port().RDR;
     6f8:	6f76      	ldr	r6, [r6, #116]	; 0x74
      m_bitCount = 0;
     6fa:	f8c8 201c 	str.w	r2, [r8, #28]
     6fe:	e6a3      	b.n	448 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x108>
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;

			if (d && clkhz/d > _clock) d++;
     700:	fbb0 f0f2 	udiv	r0, r0, r2
     704:	42a0      	cmp	r0, r4
     706:	bf88      	it	hi
     708:	3201      	addhi	r2, #1
			if (d > 257) d= 257;  // max div
     70a:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
     70e:	d315      	bcc.n	73c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x3fc>
     710:	4a19      	ldr	r2, [pc, #100]	; (778 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x438>)
     712:	e66f      	b.n	3f4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xb4>
			if (interruptMasksUsed & 0x08) {
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
				NVIC_ICER3 = interruptSave[3];
			}
			if (interruptMasksUsed & 0x10) {
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
     714:	4a19      	ldr	r2, [pc, #100]	; (77c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x43c>)
     716:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
     71a:	6810      	ldr	r0, [r2, #0]
     71c:	4003      	ands	r3, r0
     71e:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
				NVIC_ICER4 = interruptSave[4];
     722:	6013      	str	r3, [r2, #0]
     724:	e64b      	b.n	3be <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x7e>
     726:	68c2      	ldr	r2, [r0, #12]
     728:	e666      	b.n	3f8 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xb8>
    if(m_pSelect != NULL) { m_pSelect->select(); }
  }

	// release the CS select
	void inline release() __attribute__((always_inline)) {
    if(m_pSelect != NULL) { m_pSelect->release(); }
     72a:	4798      	blx	r3
     72c:	e79c      	b.n	668 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x328>
     72e:	9100      	str	r1, [sp, #0]

	// latch the CS select
	void inline select() __attribute__((always_inline)) {
    // begin the SPI transaction
    _SPIObject.beginTransaction(SPISettings(_SPI_CLOCK_RATE, MSBFIRST, SPI_MODE0));
    if(m_pSelect != NULL) { m_pSelect->select(); }
     730:	4790      	blx	r2
     732:	682b      	ldr	r3, [r5, #0]
     734:	9900      	ldr	r1, [sp, #0]
     736:	e679      	b.n	42c <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xec>
#else
		const uint8_t brightness = 0x1F;
#endif

		startBoundary();
		while (pixels.has(1)) {
     738:	2200      	movs	r2, #0
     73a:	e72a      	b.n	592 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x252>
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;

			if (d && clkhz/d > _clock) d++;
			if (d > 257) d= 257;  // max div
			if (d > 2) {
     73c:	2a02      	cmp	r2, #2
     73e:	d801      	bhi.n	744 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0x404>
     740:	2200      	movs	r2, #0
     742:	e657      	b.n	3f4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xb4>
     744:	3a02      	subs	r2, #2
     746:	0850      	lsrs	r0, r2, #1
     748:	0403      	lsls	r3, r0, #16
     74a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
     74e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
     752:	431a      	orrs	r2, r3
     754:	e64e      	b.n	3f4 <APA102Controller<(unsigned char)11, (unsigned char)13, (EOrder)136, 12000000ul>::showPixels(PixelController<(EOrder)136, 1, 4294967295ul>&)+0xb4>
     756:	bf00      	nop
     758:	00000091 	.word	0x00000091
     75c:	2000450c 	.word	0x2000450c
     760:	e000e100 	.word	0xe000e100
     764:	e000e104 	.word	0xe000e104
     768:	e000e108 	.word	0xe000e108
     76c:	e000e10c 	.word	0xe000e10c
     770:	e000e110 	.word	0xe000e110
     774:	403a0000 	.word	0x403a0000
     778:	007f7fff 	.word	0x007f7fff
     77c:	e000e190 	.word	0xe000e190
     780:	fffff000 	.word	0xfffff000

00000784 <AudioStream::AudioStream(unsigned char, audio_block_struct**)>:
#define AudioMemoryUsageMaxReset() (AudioStream::memory_used_max = AudioStream::memory_used)

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
     784:	b410      	push	{r4}
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
     786:	2300      	movs	r3, #0
#define AudioMemoryUsageMaxReset() (AudioStream::memory_used_max = AudioStream::memory_used)

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
     788:	4604      	mov	r4, r0
		num_inputs(ninput), inputQueue(iqueue) {
     78a:	4812      	ldr	r0, [pc, #72]	; (7d4 <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x50>)
     78c:	7261      	strb	r1, [r4, #9]
     78e:	6122      	str	r2, [r4, #16]
     790:	6020      	str	r0, [r4, #0]
			active = false;
     792:	7223      	strb	r3, [r4, #8]
			destination_list = NULL;
     794:	60e3      	str	r3, [r4, #12]
			for (int i=0; i < num_inputs; i++) {
     796:	b141      	cbz	r1, 7aa <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x26>
				inputQueue[i] = NULL;
     798:	4619      	mov	r1, r3
     79a:	e000      	b.n	79e <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x1a>
     79c:	6922      	ldr	r2, [r4, #16]
     79e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
     7a2:	3301      	adds	r3, #1
     7a4:	7a62      	ldrb	r2, [r4, #9]
     7a6:	429a      	cmp	r2, r3
     7a8:	dcf8      	bgt.n	79c <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x18>
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     7aa:	4b0b      	ldr	r3, [pc, #44]	; (7d8 <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x54>)
     7ac:	681a      	ldr	r2, [r3, #0]
     7ae:	b90a      	cbnz	r2, 7b4 <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x30>
     7b0:	e00d      	b.n	7ce <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x4a>
     7b2:	461a      	mov	r2, r3
				first_update = this;
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
     7b4:	6953      	ldr	r3, [r2, #20]
     7b6:	2b00      	cmp	r3, #0
     7b8:	d1fb      	bne.n	7b2 <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x2e>
				p->next_update = this;
     7ba:	6154      	str	r4, [r2, #20]
			}
			next_update = NULL;
     7bc:	2300      	movs	r3, #0
			cpu_cycles = 0;
			cpu_cycles_max = 0;
			numConnections = 0;
		}
     7be:	4620      	mov	r0, r4
				p->next_update = this;
			}
			next_update = NULL;
			cpu_cycles = 0;
			cpu_cycles_max = 0;
			numConnections = 0;
     7c0:	72a3      	strb	r3, [r4, #10]
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
				p->next_update = this;
			}
			next_update = NULL;
     7c2:	6163      	str	r3, [r4, #20]
			cpu_cycles = 0;
     7c4:	80a3      	strh	r3, [r4, #4]
			cpu_cycles_max = 0;
     7c6:	80e3      	strh	r3, [r4, #6]
			numConnections = 0;
		}
     7c8:	f85d 4b04 	ldr.w	r4, [sp], #4
     7cc:	4770      	bx	lr
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
				first_update = this;
     7ce:	601c      	str	r4, [r3, #0]
     7d0:	e7f4      	b.n	7bc <AudioStream::AudioStream(unsigned char, audio_block_struct**)+0x38>
     7d2:	bf00      	nop
     7d4:	20000008 	.word	0x20000008
     7d8:	20006d84 	.word	0x20006d84

000007dc <setup>:
AudioConnection          patchCord3(audioInput, 0, audioOutput, 0);
AudioConnection          patchCord4(audioInput, 1, audioOutput, 1);
AudioControlSGTL5000     audioControl;     //xy=250,358



     7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7de:	f640 31b8 	movw	r1, #3000	; 0xbb8
     7e2:	484d      	ldr	r0, [pc, #308]	; (918 <setup+0x13c>)
     7e4:	f000 fade 	bl	da4 <VisualMicroDebug::init(unsigned long)>
     7e8:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     7ec:	484a      	ldr	r0, [pc, #296]	; (918 <setup+0x13c>)
     7ee:	f000 fad5 	bl	d9c <VisualMicroDebug::begin(unsigned long)>
     7f2:	2101      	movs	r1, #1
     7f4:	4848      	ldr	r0, [pc, #288]	; (918 <setup+0x13c>)
     7f6:	f000 fab3 	bl	d60 <VisualMicroDebug::outPacketStart(bool)>
     7fa:	2800      	cmp	r0, #0
     7fc:	d17d      	bne.n	8fa <setup+0x11e>
     7fe:	2100      	movs	r1, #0
     800:	4845      	ldr	r0, [pc, #276]	; (918 <setup+0x13c>)
     802:	2201      	movs	r2, #1
     804:	f000 fb6c 	bl	ee0 <VisualMicroDebug::start(bool, bool)>
     808:	2101      	movs	r1, #1
     80a:	4843      	ldr	r0, [pc, #268]	; (918 <setup+0x13c>)
     80c:	f000 faa8 	bl	d60 <VisualMicroDebug::outPacketStart(bool)>
     810:	2800      	cmp	r0, #0
     812:	d16a      	bne.n	8ea <setup+0x10e>
			case WS2801: { static WS2801Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case WS2803: { static WS2803Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case SM16716: { static SM16716Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case P9813: { static P9813Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case DOTSTAR:
			case APA102: { static APA102Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
     814:	4841      	ldr	r0, [pc, #260]	; (91c <setup+0x140>)
     816:	6803      	ldr	r3, [r0, #0]
     818:	f013 0201 	ands.w	r2, r3, #1
     81c:	d048      	beq.n	8b0 <setup+0xd4>
     81e:	2300      	movs	r3, #0
     820:	f44f 7290 	mov.w	r2, #288	; 0x120
     824:	493e      	ldr	r1, [pc, #248]	; (920 <setup+0x144>)

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
        g = (colorcode >>  8) & 0xFF;
     826:	27b0      	movs	r7, #176	; 0xb0
     828:	483e      	ldr	r0, [pc, #248]	; (924 <setup+0x148>)
        b = (colorcode >>  0) & 0xFF;
     82a:	26f0      	movs	r6, #240	; 0xf0
     82c:	f002 fc6e 	bl	310c <CFastLED::addLeds(CLEDController*, CRGB*, int, int)>
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     830:	21ff      	movs	r1, #255	; 0xff
     832:	4b3d      	ldr	r3, [pc, #244]	; (928 <setup+0x14c>)
	//@}
#endif

	/// Set the global brightness scaling
	/// @param scale a 0-255 value for how much to scale all leds before writing them out
	void setBrightness(uint8_t scale) { m_Scale = scale; }
     834:	2580      	movs	r5, #128	; 0x80
     836:	4a3d      	ldr	r2, [pc, #244]	; (92c <setup+0x150>)
     838:	7301      	strb	r1, [r0, #12]
     83a:	f103 0430 	add.w	r4, r3, #48	; 0x30
     83e:	493c      	ldr	r1, [pc, #240]	; (930 <setup+0x154>)
        g = (colorcode >>  8) & 0xFF;
     840:	7347      	strb	r7, [r0, #13]
        b = (colorcode >>  0) & 0xFF;
     842:	7386      	strb	r6, [r0, #14]
     844:	7015      	strb	r5, [r2, #0]
        }
    }
    CRGBPalette16& operator=( const TProgmemRGBPalette16& rhs)
    {
        for( uint8_t i = 0; i < 16; i++) {
            entries[i] =  FL_PGM_READ_DWORD_NEAR( rhs + i);
     846:	f851 2f04 	ldr.w	r2, [r1, #4]!
     84a:	3303      	adds	r3, #3
     84c:	f803 2c01 	strb.w	r2, [r3, #-1]
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     850:	0c10      	lsrs	r0, r2, #16
        g = (colorcode >>  8) & 0xFF;
     852:	0a12      	lsrs	r2, r2, #8
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     854:	f803 0c03 	strb.w	r0, [r3, #-3]
        g = (colorcode >>  8) & 0xFF;
     858:	f803 2c02 	strb.w	r2, [r3, #-2]
            entries[i] =  FL_PGM_READ_DWORD_NEAR( rhs + i);
        }
    }
    CRGBPalette16& operator=( const TProgmemRGBPalette16& rhs)
    {
        for( uint8_t i = 0; i < 16; i++) {
     85c:	42a3      	cmp	r3, r4
     85e:	d1f2      	bne.n	846 <setup+0x6a>
  Serial.begin(9600);

  FastLED.addLeds<LED_TYPE, DATA_PIN, CLOCK_PIN, COLOR_ORDER>(leds, NUM_LEDS).setCorrection(TypicalLEDStrip);
  FastLED.setBrightness(BRIGHTNESS);

  currentPalette = RainbowColors_p;
     860:	2201      	movs	r2, #1
     862:	4b34      	ldr	r3, [pc, #208]	; (934 <setup+0x158>)
  currentBlending = LINEARBLEND;

  AudioMemory(10);
     864:	4c34      	ldr	r4, [pc, #208]	; (938 <setup+0x15c>)
  FastLED.addLeds<LED_TYPE, DATA_PIN, CLOCK_PIN, COLOR_ORDER>(leds, NUM_LEDS).setCorrection(TypicalLEDStrip);
  FastLED.setBrightness(BRIGHTNESS);

  currentPalette = RainbowColors_p;
  currentBlending = LINEARBLEND;

     866:	210a      	movs	r1, #10
     868:	4834      	ldr	r0, [pc, #208]	; (93c <setup+0x160>)
  Serial.begin(9600);

  FastLED.addLeds<LED_TYPE, DATA_PIN, CLOCK_PIN, COLOR_ORDER>(leds, NUM_LEDS).setCorrection(TypicalLEDStrip);
  FastLED.setBrightness(BRIGHTNESS);

  currentPalette = RainbowColors_p;
     86a:	701a      	strb	r2, [r3, #0]
  currentBlending = LINEARBLEND;

     86c:	f005 fdcc 	bl	6408 <___ZN11AudioStream17initialize_memoryEP18audio_block_structj_veneer>
  AudioMemory(10);
     870:	4620      	mov	r0, r4
     872:	f000 fd5b 	bl	132c <AudioControlSGTL5000::enable()>
public:
	AudioControlSGTL5000(void) : i2c_addr(0x0A) { }
	void setAddress(uint8_t level);
	bool enable(void);
	bool disable(void) { return false; }
	bool volume(float n) { return volumeInteger(n * 129 + 0.499); }
     876:	2167      	movs	r1, #103	; 0x67
     878:	4620      	mov	r0, r4
     87a:	f000 fdf5 	bl	1468 <AudioControlSGTL5000::volumeInteger(unsigned int)>
	bool unmuteHeadphone(void) { return write(0x0024, ana_ctrl & ~(1<<4)); }
	bool muteLineout(void) { return write(0x0024, ana_ctrl | (1<<8)); }
	bool unmuteLineout(void) { return write(0x0024, ana_ctrl & ~(1<<8)); }
	bool inputSelect(int n) {
		if (n == AUDIO_INPUT_LINEIN) {
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
     87e:	4620      	mov	r0, r4
     880:	2255      	movs	r2, #85	; 0x55
     882:	2120      	movs	r1, #32
     884:	f000 fd16 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
     888:	b138      	cbz	r0, 89a <setup+0xbe>
     88a:	88e2      	ldrh	r2, [r4, #6]
     88c:	4620      	mov	r0, r4
     88e:	2124      	movs	r1, #36	; 0x24
     890:	f042 0204 	orr.w	r2, r2, #4
     894:	b292      	uxth	r2, r2
     896:	f000 fd0d 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
			return false;
		}
	}
	bool volume(float left, float right);
	bool micGain(unsigned int dB);
	bool lineInLevel(uint8_t n) { return lineInLevel(n, n); }
     89a:	220f      	movs	r2, #15
     89c:	4826      	ldr	r0, [pc, #152]	; (938 <setup+0x15c>)
     89e:	4611      	mov	r1, r2
     8a0:	f000 fd36 	bl	1310 <AudioControlSGTL5000::lineInLevel(unsigned char, unsigned char)>
  audioControl.volume(0.8);
  //audioControl.inputSelect(AUDIO_INPUT_MIC);
  //audioControl.micGain(30);
  audioControl.inputSelect(AUDIO_INPUT_LINEIN);
  audioControl.lineInLevel(15);

     8a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  delay(1000);
     8a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  audioControl.volume(0.8);
  //audioControl.inputSelect(AUDIO_INPUT_MIC);
  //audioControl.micGain(30);
  audioControl.inputSelect(AUDIO_INPUT_LINEIN);
  audioControl.lineInLevel(15);

     8ac:	f002 bede 	b.w	366c <delay>

public:
	/// create an led controller object, add it to the chain of controllers
    CLEDController() : m_Data(NULL), m_ColorCorrection(UncorrectedColor), m_ColorTemperature(UncorrectedTemperature), m_DitherMode(BINARY_DITHER), m_nLeds(0) {
        m_pNext = NULL;
        if(m_pHead==NULL) { m_pHead = this; }
     8b0:	4c23      	ldr	r4, [pc, #140]	; (940 <setup+0x164>)
    {
    }

    /// allow construction from a LEDColorCorrection enum
    inline CRGB( LEDColorCorrection colorcode) __attribute__((always_inline))
    : r((colorcode >> 16) & 0xFF), g((colorcode >> 8) & 0xFF), b((colorcode >> 0) & 0xFF)
     8b2:	21ff      	movs	r1, #255	; 0xff
	///@param scale the rgb scaling to apply to each led before writing it out
    virtual void show(const struct CRGB *data, int nLeds, CRGB scale) = 0;

public:
	/// create an led controller object, add it to the chain of controllers
    CLEDController() : m_Data(NULL), m_ColorCorrection(UncorrectedColor), m_ColorTemperature(UncorrectedTemperature), m_DitherMode(BINARY_DITHER), m_nLeds(0) {
     8b4:	4b1b      	ldr	r3, [pc, #108]	; (924 <setup+0x148>)
     8b6:	2601      	movs	r6, #1
        m_pNext = NULL;
        if(m_pHead==NULL) { m_pHead = this; }
     8b8:	6825      	ldr	r5, [r4, #0]
	///@param scale the rgb scaling to apply to each led before writing it out
    virtual void show(const struct CRGB *data, int nLeds, CRGB scale) = 0;

public:
	/// create an led controller object, add it to the chain of controllers
    CLEDController() : m_Data(NULL), m_ColorCorrection(UncorrectedColor), m_ColorTemperature(UncorrectedTemperature), m_DitherMode(BINARY_DITHER), m_nLeds(0) {
     8ba:	605a      	str	r2, [r3, #4]
     8bc:	615a      	str	r2, [r3, #20]
        m_pNext = NULL;
     8be:	609a      	str	r2, [r3, #8]
	///@param scale the rgb scaling to apply to each led before writing it out
    virtual void show(const struct CRGB *data, int nLeds, CRGB scale) = 0;

public:
	/// create an led controller object, add it to the chain of controllers
    CLEDController() : m_Data(NULL), m_ColorCorrection(UncorrectedColor), m_ColorTemperature(UncorrectedTemperature), m_DitherMode(BINARY_DITHER), m_nLeds(0) {
     8c0:	749e      	strb	r6, [r3, #18]
     8c2:	7319      	strb	r1, [r3, #12]
     8c4:	7359      	strb	r1, [r3, #13]
     8c6:	7399      	strb	r1, [r3, #14]

    }

    /// allow construction from a ColorTemperature enum
    inline CRGB( ColorTemperature colorcode) __attribute__((always_inline))
    : r((colorcode >> 16) & 0xFF), g((colorcode >> 8) & 0xFF), b((colorcode >> 0) & 0xFF)
     8c8:	73d9      	strb	r1, [r3, #15]
     8ca:	7419      	strb	r1, [r3, #16]
     8cc:	7459      	strb	r1, [r3, #17]
        m_pNext = NULL;
        if(m_pHead==NULL) { m_pHead = this; }
     8ce:	b305      	cbz	r5, 912 <setup+0x136>
        if(m_pTail != NULL) { m_pTail->m_pNext = this; }
     8d0:	491c      	ldr	r1, [pc, #112]	; (944 <setup+0x168>)
     8d2:	680a      	ldr	r2, [r1, #0]
     8d4:	b102      	cbz	r2, 8d8 <setup+0xfc>
     8d6:	6093      	str	r3, [r2, #8]
        return IMXRT_LPSPI1_S;
    }
  }

public:
	Teesy4HardwareSPIOutput() { m_pSelect = NULL; m_bitCount = 0;}
     8d8:	2200      	movs	r2, #0
		mSPI.writeWord(w);
#endif
	}

public:
	APA102Controller() {}
     8da:	4d1b      	ldr	r5, [pc, #108]	; (948 <setup+0x16c>)
			case WS2801: { static WS2801Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case WS2803: { static WS2803Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case SM16716: { static SM16716Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case P9813: { static P9813Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
			case DOTSTAR:
			case APA102: { static APA102Controller<DATA_PIN, CLOCK_PIN, RGB_ORDER> c; return addLeds(&c, data, nLedsOrOffset, nLedsIfOffset); }
     8dc:	2401      	movs	r4, #1
        m_pTail = this;
     8de:	600b      	str	r3, [r1, #0]
     8e0:	601d      	str	r5, [r3, #0]
     8e2:	619a      	str	r2, [r3, #24]
     8e4:	61da      	str	r2, [r3, #28]
     8e6:	6004      	str	r4, [r0, #0]
     8e8:	e799      	b.n	81e <setup+0x42>
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     8ea:	2106      	movs	r1, #6
     8ec:	4817      	ldr	r0, [pc, #92]	; (94c <setup+0x170>)
     8ee:	f004 f929 	bl	4b44 <usb_serial_write>
AudioConnection          patchCord3(audioInput, 0, audioOutput, 0);
AudioConnection          patchCord4(audioInput, 1, audioOutput, 1);
AudioControlSGTL5000     audioControl;     //xy=250,358



     8f2:	4809      	ldr	r0, [pc, #36]	; (918 <setup+0x13c>)
     8f4:	f000 fa50 	bl	d98 <VisualMicroDebug::outPacketEnd()>
     8f8:	e78c      	b.n	814 <setup+0x38>
     8fa:	2110      	movs	r1, #16
     8fc:	4814      	ldr	r0, [pc, #80]	; (950 <setup+0x174>)
     8fe:	f004 f921 	bl	4b44 <usb_serial_write>
     902:	210a      	movs	r1, #10
     904:	4804      	ldr	r0, [pc, #16]	; (918 <setup+0x13c>)
     906:	f000 fa1f 	bl	d48 <VisualMicroDebug::DBG_YieldAndWait(unsigned long)>
     90a:	4803      	ldr	r0, [pc, #12]	; (918 <setup+0x13c>)
     90c:	f000 fa44 	bl	d98 <VisualMicroDebug::outPacketEnd()>
     910:	e775      	b.n	7fe <setup+0x22>

public:
	/// create an led controller object, add it to the chain of controllers
    CLEDController() : m_Data(NULL), m_ColorCorrection(UncorrectedColor), m_ColorTemperature(UncorrectedTemperature), m_DitherMode(BINARY_DITHER), m_nLeds(0) {
        m_pNext = NULL;
        if(m_pHead==NULL) { m_pHead = this; }
     912:	6023      	str	r3, [r4, #0]
     914:	e7dc      	b.n	8d0 <setup+0xf4>
     916:	bf00      	nop
     918:	20006778 	.word	0x20006778
     91c:	20004e80 	.word	0x20004e80
     920:	20004ee8 	.word	0x20004ee8
     924:	20004e84 	.word	0x20004e84
     928:	2000524c 	.word	0x2000524c
     92c:	20006b20 	.word	0x20006b20
     930:	600018f0 	.word	0x600018f0
     934:	200052ec 	.word	0x200052ec
     938:	200052a8 	.word	0x200052a8
     93c:	20200000 	.word	0x20200000
     940:	20006b30 	.word	0x20006b30
     944:	20006b40 	.word	0x20006b40
     948:	20000014 	.word	0x20000014
     94c:	20000054 	.word	0x20000054
     950:	20000040 	.word	0x20000040

00000954 <loop>:
     954:	4952      	ldr	r1, [pc, #328]	; (aa0 <loop+0x14c>)
	unsigned long ms;
public:
	elapsedMillis(void) { ms = millis(); }
	elapsedMillis(unsigned long val) { ms = millis() - val; }
	elapsedMillis(const elapsedMillis &orig) { ms = orig.ms; }
	operator unsigned long () const { return millis() - ms; }
     956:	4a53      	ldr	r2, [pc, #332]	; (aa4 <loop+0x150>)
     958:	680b      	ldr	r3, [r1, #0]
// for best effect make your terminal/monitor a minimum of 62 chars wide and as high as you can.

elapsedMillis msecs;

void loop() {
  
     95a:	6810      	ldr	r0, [r2, #0]
     95c:	1a1b      	subs	r3, r3, r0
     95e:	2b28      	cmp	r3, #40	; 0x28
     960:	f240 809c 	bls.w	a9c <loop+0x148>
}

// for best effect make your terminal/monitor a minimum of 62 chars wide and as high as you can.

elapsedMillis msecs;

     964:	b570      	push	{r4, r5, r6, lr}
	AudioAnalyzePeak(void) : AudioStream(1, inputQueueArray) {
		min_sample = 32767;
		max_sample = -32768;
	}
	bool available(void) {
		__disable_irq();
     966:	b672      	cpsid	i
		bool flag = new_output;
     968:	4b4f      	ldr	r3, [pc, #316]	; (aa8 <loop+0x154>)
     96a:	7f18      	ldrb	r0, [r3, #28]
		if (flag) new_output = false;
     96c:	f000 04ff 	and.w	r4, r0, #255	; 0xff
     970:	b108      	cbz	r0, 976 <loop+0x22>
     972:	2000      	movs	r0, #0
     974:	7718      	strb	r0, [r3, #28]
		__enable_irq();
     976:	b662      	cpsie	i
void loop() {
  
  if (msecs > 40) {
     978:	2c00      	cmp	r4, #0
     97a:	f000 808e 	beq.w	a9a <loop+0x146>
	AudioAnalyzePeak(void) : AudioStream(1, inputQueueArray) {
		min_sample = 32767;
		max_sample = -32768;
	}
	bool available(void) {
		__disable_irq();
     97e:	b672      	cpsid	i
		bool flag = new_output;
     980:	484a      	ldr	r0, [pc, #296]	; (aac <loop+0x158>)
     982:	7f04      	ldrb	r4, [r0, #28]
		if (flag) new_output = false;
     984:	f004 05ff 	and.w	r5, r4, #255	; 0xff
     988:	b10c      	cbz	r4, 98e <loop+0x3a>
     98a:	2400      	movs	r4, #0
     98c:	7704      	strb	r4, [r0, #28]
		__enable_irq();
     98e:	b662      	cpsie	i
     990:	2d00      	cmp	r5, #0
     992:	f000 8084 	beq.w	a9e <loop+0x14a>
     996:	6809      	ldr	r1, [r1, #0]
	elapsedMillis & operator = (const elapsedMillis &rhs) { ms = rhs.ms; return *this; }
	elapsedMillis & operator = (unsigned long val) { ms = millis() - val; return *this; }
     998:	6011      	str	r1, [r2, #0]
		return flag;
	}
	float read(void) {
		__disable_irq();
     99a:	b672      	cpsid	i
		int min = min_sample;
		int max = max_sample;
		min_sample = 32767;
     99c:	f647 76ff 	movw	r6, #32767	; 0x7fff
		max_sample = -32768;
     9a0:	f44f 4500 	mov.w	r5, #32768	; 0x8000
		__enable_irq();
		return flag;
	}
	float read(void) {
		__disable_irq();
		int min = min_sample;
     9a4:	f9b3 401e 	ldrsh.w	r4, [r3, #30]
		int max = max_sample;
     9a8:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
		min_sample = 32767;
     9ac:	83de      	strh	r6, [r3, #30]
		max_sample = -32768;
     9ae:	841d      	strh	r5, [r3, #32]
		__enable_irq();
     9b0:	b662      	cpsie	i
		min = abs(min);
     9b2:	2c00      	cmp	r4, #0
		max = abs(max);
     9b4:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
		int min = min_sample;
		int max = max_sample;
		min_sample = 32767;
		max_sample = -32768;
		__enable_irq();
		min = abs(min);
     9b8:	bfb8      	it	lt
     9ba:	4264      	neglt	r4, r4
		max = abs(max);
     9bc:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
		if (flag) new_output = false;
		__enable_irq();
		return flag;
	}
	float read(void) {
		__disable_irq();
     9c0:	b672      	cpsid	i
		int min = min_sample;
     9c2:	f9b0 101e 	ldrsh.w	r1, [r0, #30]
		int max = max_sample;
     9c6:	f9b0 2020 	ldrsh.w	r2, [r0, #32]
		min_sample = 32767;
     9ca:	83c6      	strh	r6, [r0, #30]
		max_sample = -32768;
     9cc:	8405      	strh	r5, [r0, #32]
		__enable_irq();
     9ce:	b662      	cpsie	i
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     9d0:	429c      	cmp	r4, r3
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     9d2:	eddf 5a37 	vldr	s11, [pc, #220]	; ab0 <loop+0x15c>
      Serial.print(leftPeak);
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
     9d6:	4837      	ldr	r0, [pc, #220]	; (ab4 <loop+0x160>)
      color_right = 0;
     9d8:	bfb8      	it	lt
     9da:	461c      	movlt	r4, r3
		min = abs(min);
     9dc:	2900      	cmp	r1, #0
		max = abs(max);
     9de:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
     9e2:	ee07 4a10 	vmov	s14, r4
		int min = min_sample;
		int max = max_sample;
		min_sample = 32767;
		max_sample = -32768;
		__enable_irq();
		min = abs(min);
     9e6:	bfb8      	it	lt
     9e8:	4249      	neglt	r1, r1
		max = abs(max);
     9ea:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
  
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
     9ee:	4a32      	ldr	r2, [pc, #200]	; (ab8 <loop+0x164>)
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     9f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
      }
      Serial.print(leftPeak);
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
     9f4:	4c31      	ldr	r4, [pc, #196]	; (abc <loop+0x168>)
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     9f6:	428b      	cmp	r3, r1
  
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
     9f8:	6812      	ldr	r2, [r2, #0]
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     9fa:	eec7 7a25 	vdiv.f32	s15, s14, s11
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     9fe:	bfb8      	it	lt
     a00:	460b      	movlt	r3, r1
      }
      Serial.print(leftPeak);
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
     a02:	2100      	movs	r1, #0
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     a04:	ee07 3a10 	vmov	s14, r3
      }
      Serial.print(leftPeak);
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
     a08:	7021      	strb	r1, [r4, #0]
      color_left = 0;
     a0a:	7001      	strb	r1, [r0, #0]
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     a0c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
  
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
     a10:	ee07 2a10 	vmov	s14, r2
     a14:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
      int leftPeak = leftNumber * halfway;
     a18:	ee86 7aa5 	vdiv.f32	s14, s13, s11
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     a1c:	ee67 7a86 	vmul.f32	s15, s15, s12
     a20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
     a24:	ee17 3a90 	vmov	r3, s15
     a28:	1ad3      	subs	r3, r2, r3
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     a2a:	ee67 7a06 	vmul.f32	s15, s14, s12
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     a2e:	429a      	cmp	r2, r3
  if (msecs > 40) {
    if (peak1.available() && peak2.available()) {
      msecs = 0;
      float leftNumber = peak1.read();
      float rightNumber = peak2.read();
      int leftPeak = leftNumber * halfway;
     a30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
      Serial.print(", ");
      Serial.print(rightPeak);
      Serial.println();
      */
      color_left = 0;
      color_right = 0;
     a34:	dd0f      	ble.n	a56 <loop+0x102>
     a36:	4d22      	ldr	r5, [pc, #136]	; (ac0 <loop+0x16c>)
     a38:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     a3c:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     a40:	24ff      	movs	r4, #255	; 0xff
     a42:	442b      	add	r3, r5
     a44:	4428      	add	r0, r5
     a46:	701c      	strb	r4, [r3, #0]
     a48:	3303      	adds	r3, #3
        g = (colorcode >>  8) & 0xFF;
     a4a:	f803 1c02 	strb.w	r1, [r3, #-2]
        b = (colorcode >>  0) & 0xFF;
     a4e:	f803 1c01 	strb.w	r1, [r3, #-1]
     a52:	4283      	cmp	r3, r0
     a54:	d1f7      	bne.n	a46 <loop+0xf2>
      for (int i = halfway - leftPeak; i < halfway; i++) {
          leds[i] = CRGB::Red;
      }
     a56:	ee17 3a90 	vmov	r3, s15
     a5a:	4413      	add	r3, r2
     a5c:	4293      	cmp	r3, r2
     a5e:	dd10      	ble.n	a82 <loop+0x12e>
     a60:	eb02 0242 	add.w	r2, r2, r2, lsl #1
     a64:	4d16      	ldr	r5, [pc, #88]	; (ac0 <loop+0x16c>)
     a66:	eb03 0043 	add.w	r0, r3, r3, lsl #1
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     a6a:	2100      	movs	r1, #0
     a6c:	18ab      	adds	r3, r5, r2
        g = (colorcode >>  8) & 0xFF;
        b = (colorcode >>  0) & 0xFF;
     a6e:	24ff      	movs	r4, #255	; 0xff
     a70:	182a      	adds	r2, r5, r0
    }

    /// allow assignment from 32-bit (really 24-bit) 0xRRGGBB color code
	inline CRGB& operator= (const uint32_t colorcode) __attribute__((always_inline))
    {
        r = (colorcode >> 16) & 0xFF;
     a72:	7019      	strb	r1, [r3, #0]
     a74:	3303      	adds	r3, #3
        g = (colorcode >>  8) & 0xFF;
     a76:	f803 1c02 	strb.w	r1, [r3, #-2]
        b = (colorcode >>  0) & 0xFF;
     a7a:	f803 4c01 	strb.w	r4, [r3, #-1]
     a7e:	4293      	cmp	r3, r2
     a80:	d1f7      	bne.n	a72 <loop+0x11e>
	/// Update all our controllers with the current led colors, using the passed in brightness
	/// @param scale temporarily override the scale
	void show(uint8_t scale);

	/// Update all our controllers with the current led colors
	void show() { show(m_Scale); }
     a82:	4810      	ldr	r0, [pc, #64]	; (ac4 <loop+0x170>)
     a84:	7801      	ldrb	r1, [r0, #0]
     a86:	f002 fb6f 	bl	3168 <CFastLED::show(unsigned char)>
      for (int i = halfway; i < halfway + rightPeak; i++) {
          leds[i] = CRGB::Blue;
      }
      FastLED.show();
     a8a:	2240      	movs	r2, #64	; 0x40
     a8c:	f44f 7190 	mov.w	r1, #288	; 0x120
     a90:	480b      	ldr	r0, [pc, #44]	; (ac0 <loop+0x16c>)
      fadeToBlackBy(leds, NUM_LEDS, 64);
    }
  }
     a92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          leds[i] = CRGB::Red;
      }
      for (int i = halfway; i < halfway + rightPeak; i++) {
          leds[i] = CRGB::Blue;
      }
      FastLED.show();
     a96:	f002 bb37 	b.w	3108 <fadeToBlackBy(CRGB*, unsigned short, unsigned char)>
     a9a:	bd70      	pop	{r4, r5, r6, pc}
     a9c:	4770      	bx	lr
     a9e:	bd70      	pop	{r4, r5, r6, pc}
     aa0:	20006b4c 	.word	0x20006b4c
     aa4:	200052a4 	.word	0x200052a4
     aa8:	200052b4 	.word	0x200052b4
     aac:	2000527c 	.word	0x2000527c
     ab0:	46fffe00 	.word	0x46fffe00
     ab4:	20005248 	.word	0x20005248
     ab8:	20004508 	.word	0x20004508
     abc:	200052a0 	.word	0x200052a0
     ac0:	20004ee8 	.word	0x20004ee8
     ac4:	20006b20 	.word	0x20006b20

00000ac8 <_GLOBAL__sub_I_leds>:
      fadeToBlackBy(leds, NUM_LEDS, 64);
    }
  }
     ac8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     acc:	4d87      	ldr	r5, [pc, #540]	; (cec <_GLOBAL__sub_I_leds+0x224>)

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     ace:	2300      	movs	r3, #0
     ad0:	4e87      	ldr	r6, [pc, #540]	; (cf0 <_GLOBAL__sub_I_leds+0x228>)
     ad2:	4f88      	ldr	r7, [pc, #544]	; (cf4 <_GLOBAL__sub_I_leds+0x22c>)
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     ad4:	682a      	ldr	r2, [r5, #0]

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     ad6:	7273      	strb	r3, [r6, #9]
     ad8:	6037      	str	r7, [r6, #0]
     ada:	6133      	str	r3, [r6, #16]
			active = false;
     adc:	7233      	strb	r3, [r6, #8]
			destination_list = NULL;
     ade:	60f3      	str	r3, [r6, #12]
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     ae0:	b90a      	cbnz	r2, ae6 <_GLOBAL__sub_I_leds+0x1e>
     ae2:	e0fc      	b.n	cde <_GLOBAL__sub_I_leds+0x216>
				first_update = this;
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
     ae4:	461a      	mov	r2, r3
     ae6:	6953      	ldr	r3, [r2, #20]
     ae8:	2b00      	cmp	r3, #0
     aea:	d1fb      	bne.n	ae4 <_GLOBAL__sub_I_leds+0x1c>
				p->next_update = this;
     aec:	6156      	str	r6, [r2, #20]
			}
			next_update = NULL;
     aee:	2400      	movs	r4, #0
#include "DMAChannel.h"

class AudioInputI2S : public AudioStream
{
public:
	AudioInputI2S(void) : AudioStream(0, NULL) { begin(); }
     af0:	4b81      	ldr	r3, [pc, #516]	; (cf8 <_GLOBAL__sub_I_leds+0x230>)
     af2:	487f      	ldr	r0, [pc, #508]	; (cf0 <_GLOBAL__sub_I_leds+0x228>)

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     af4:	f04f 0801 	mov.w	r8, #1
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
				p->next_update = this;
			}
			next_update = NULL;
     af8:	6174      	str	r4, [r6, #20]
			cpu_cycles = 0;
     afa:	80b4      	strh	r4, [r6, #4]
			cpu_cycles_max = 0;
     afc:	80f4      	strh	r4, [r6, #6]
			numConnections = 0;
     afe:	72b4      	strb	r4, [r6, #10]
     b00:	6033      	str	r3, [r6, #0]
     b02:	f000 fdb9 	bl	1678 <AudioInputI2S::begin()>

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     b06:	487d      	ldr	r0, [pc, #500]	; (cfc <_GLOBAL__sub_I_leds+0x234>)
			active = false;
			destination_list = NULL;
     b08:	4623      	mov	r3, r4
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
     b0a:	4621      	mov	r1, r4

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     b0c:	f500 5ca2 	add.w	ip, r0, #5184	; 0x1440
     b10:	6007      	str	r7, [r0, #0]
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
     b12:	4686      	mov	lr, r0
class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
     b14:	7204      	strb	r4, [r0, #8]
			destination_list = NULL;
     b16:	4662      	mov	r2, ip
     b18:	60c4      	str	r4, [r0, #12]

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     b1a:	f880 8009 	strb.w	r8, [r0, #9]
     b1e:	f8c0 c010 	str.w	ip, [r0, #16]
     b22:	e001      	b.n	b28 <_GLOBAL__sub_I_leds+0x60>
     b24:	f8de 2010 	ldr.w	r2, [lr, #16]
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
     b28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
     b2c:	3301      	adds	r3, #1
     b2e:	7a42      	ldrb	r2, [r0, #9]
     b30:	4c72      	ldr	r4, [pc, #456]	; (cfc <_GLOBAL__sub_I_leds+0x234>)
     b32:	429a      	cmp	r2, r3
     b34:	dcf6      	bgt.n	b24 <_GLOBAL__sub_I_leds+0x5c>
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     b36:	682a      	ldr	r2, [r5, #0]
     b38:	4b6c      	ldr	r3, [pc, #432]	; (cec <_GLOBAL__sub_I_leds+0x224>)
     b3a:	b90a      	cbnz	r2, b40 <_GLOBAL__sub_I_leds+0x78>
     b3c:	e0d1      	b.n	ce2 <_GLOBAL__sub_I_leds+0x21a>
				first_update = this;
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
     b3e:	461a      	mov	r2, r3
     b40:	6953      	ldr	r3, [r2, #20]
     b42:	2b00      	cmp	r3, #0
     b44:	d1fb      	bne.n	b3e <_GLOBAL__sub_I_leds+0x76>
				p->next_update = this;
     b46:	6150      	str	r0, [r2, #20]

class AudioAnalyzeFFT1024 : public AudioStream
{
public:
	AudioAnalyzeFFT1024() : AudioStream(1, inputQueueArray),
	  window(AudioWindowHanning1024), state(0), outputflag(false) {
     b48:	4c6d      	ldr	r4, [pc, #436]	; (d00 <_GLOBAL__sub_I_leds+0x238>)
			}
			next_update = NULL;
     b4a:	f04f 0800 	mov.w	r8, #0
     b4e:	f8df e1e4 	ldr.w	lr, [pc, #484]	; d34 <_GLOBAL__sub_I_leds+0x26c>
     b52:	f241 433c 	movw	r3, #5180	; 0x143c
     b56:	f241 413d 	movw	r1, #5181	; 0x143d
     b5a:	f8c0 4418 	str.w	r4, [r0, #1048]	; 0x418

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     b5e:	4c69      	ldr	r4, [pc, #420]	; (d04 <_GLOBAL__sub_I_leds+0x23c>)
		arm_cfft_radix4_init_q15(&fft_inst, 1024, 0, 1);
     b60:	4642      	mov	r2, r8

class AudioAnalyzeFFT1024 : public AudioStream
{
public:
	AudioAnalyzeFFT1024() : AudioStream(1, inputQueueArray),
	  window(AudioWindowHanning1024), state(0), outputflag(false) {
     b62:	f800 8003 	strb.w	r8, [r0, r3]
		arm_cfft_radix4_init_q15(&fft_inst, 1024, 0, 1);
     b66:	2301      	movs	r3, #1

class AudioAnalyzeFFT1024 : public AudioStream
{
public:
	AudioAnalyzeFFT1024() : AudioStream(1, inputQueueArray),
	  window(AudioWindowHanning1024), state(0), outputflag(false) {
     b68:	f800 8001 	strb.w	r8, [r0, r1]
		arm_cfft_radix4_init_q15(&fft_inst, 1024, 0, 1);
     b6c:	f44f 6180 	mov.w	r1, #1024	; 0x400

class AudioAnalyzeFFT1024 : public AudioStream
{
public:
	AudioAnalyzeFFT1024() : AudioStream(1, inputQueueArray),
	  window(AudioWindowHanning1024), state(0), outputflag(false) {
     b70:	f8c0 e000 	str.w	lr, [r0]
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
				p->next_update = this;
			}
			next_update = NULL;
     b74:	f8c0 8014 	str.w	r8, [r0, #20]
			cpu_cycles = 0;
     b78:	f8a0 8004 	strh.w	r8, [r0, #4]
			cpu_cycles_max = 0;
     b7c:	f8a0 8006 	strh.w	r8, [r0, #6]
			numConnections = 0;
     b80:	f880 800a 	strb.w	r8, [r0, #10]
		arm_cfft_radix4_init_q15(&fft_inst, 1024, 0, 1);
     b84:	4860      	ldr	r0, [pc, #384]	; (d08 <_GLOBAL__sub_I_leds+0x240>)
     b86:	f004 fed1 	bl	592c <arm_cfft_radix4_init_q15>

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     b8a:	f104 0018 	add.w	r0, r4, #24
     b8e:	f04f 0e02 	mov.w	lr, #2
     b92:	6027      	str	r7, [r4, #0]
			active = false;
			destination_list = NULL;
     b94:	4643      	mov	r3, r8
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
     b96:	4641      	mov	r1, r8
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
			destination_list = NULL;
     b98:	4602      	mov	r2, r0
class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
     b9a:	f884 8008 	strb.w	r8, [r4, #8]
			destination_list = NULL;
     b9e:	f8c4 800c 	str.w	r8, [r4, #12]
			for (int i=0; i < num_inputs; i++) {
     ba2:	4627      	mov	r7, r4

class AudioStream
{
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
     ba4:	f884 e009 	strb.w	lr, [r4, #9]
     ba8:	6120      	str	r0, [r4, #16]
     baa:	e000      	b.n	bae <_GLOBAL__sub_I_leds+0xe6>
     bac:	693a      	ldr	r2, [r7, #16]
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
				inputQueue[i] = NULL;
     bae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
public:
	AudioStream(unsigned char ninput, audio_block_t **iqueue) :
		num_inputs(ninput), inputQueue(iqueue) {
			active = false;
			destination_list = NULL;
			for (int i=0; i < num_inputs; i++) {
     bb2:	3301      	adds	r3, #1
     bb4:	7a62      	ldrb	r2, [r4, #9]
     bb6:	4853      	ldr	r0, [pc, #332]	; (d04 <_GLOBAL__sub_I_leds+0x23c>)
     bb8:	429a      	cmp	r2, r3
     bba:	dcf7      	bgt.n	bac <_GLOBAL__sub_I_leds+0xe4>
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
     bbc:	682a      	ldr	r2, [r5, #0]
     bbe:	4b4b      	ldr	r3, [pc, #300]	; (cec <_GLOBAL__sub_I_leds+0x224>)
     bc0:	b90a      	cbnz	r2, bc6 <_GLOBAL__sub_I_leds+0xfe>
     bc2:	e090      	b.n	ce6 <_GLOBAL__sub_I_leds+0x21e>
				first_update = this;
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
     bc4:	461a      	mov	r2, r3
     bc6:	6953      	ldr	r3, [r2, #20]
     bc8:	2b00      	cmp	r3, #0
     bca:	d1fb      	bne.n	bc4 <_GLOBAL__sub_I_leds+0xfc>
				p->next_update = this;
     bcc:	6154      	str	r4, [r2, #20]
			}
			next_update = NULL;
     bce:	2500      	movs	r5, #0
#include "AudioStream.h"

class AudioAnalyzePeak : public AudioStream
{
public:
	AudioAnalyzePeak(void) : AudioStream(1, inputQueueArray) {
     bd0:	f8df a164 	ldr.w	sl, [pc, #356]	; d38 <_GLOBAL__sub_I_leds+0x270>
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     bd4:	f04f 0b01 	mov.w	fp, #1
#include "DMAChannel.h"

class AudioOutputI2S : public AudioStream
{
public:
	AudioOutputI2S(void) : AudioStream(2, inputQueueArray) { begin(); }
     bd8:	4a4c      	ldr	r2, [pc, #304]	; (d0c <_GLOBAL__sub_I_leds+0x244>)
     bda:	484a      	ldr	r0, [pc, #296]	; (d04 <_GLOBAL__sub_I_leds+0x23c>)
			} else {
				AudioStream *p;
				for (p=first_update; p->next_update; p = p->next_update) ;
				p->next_update = this;
			}
			next_update = NULL;
     bdc:	6165      	str	r5, [r4, #20]
			cpu_cycles = 0;
     bde:	80a5      	strh	r5, [r4, #4]
			cpu_cycles_max = 0;
     be0:	80e5      	strh	r5, [r4, #6]
			numConnections = 0;
     be2:	72a5      	strb	r5, [r4, #10]
     be4:	6022      	str	r2, [r4, #0]
     be6:	f000 ff6b 	bl	1ac0 <AudioOutputI2S::begin()>
     bea:	f10a 0218 	add.w	r2, sl, #24
     bee:	4659      	mov	r1, fp
     bf0:	4650      	mov	r0, sl
     bf2:	f8df 9148 	ldr.w	r9, [pc, #328]	; d3c <_GLOBAL__sub_I_leds+0x274>
     bf6:	f7ff fdc5 	bl	784 <AudioStream::AudioStream(unsigned char, audio_block_struct**)>
     bfa:	4b45      	ldr	r3, [pc, #276]	; (d10 <_GLOBAL__sub_I_leds+0x248>)
     bfc:	f109 0218 	add.w	r2, r9, #24
     c00:	4659      	mov	r1, fp
     c02:	f8ca 3000 	str.w	r3, [sl]
		min_sample = 32767;
     c06:	f647 73ff 	movw	r3, #32767	; 0x7fff
#include "AudioStream.h"

class AudioAnalyzePeak : public AudioStream
{
public:
	AudioAnalyzePeak(void) : AudioStream(1, inputQueueArray) {
     c0a:	4648      	mov	r0, r9
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c0c:	f8df 8130 	ldr.w	r8, [pc, #304]	; d40 <_GLOBAL__sub_I_leds+0x278>
		min_sample = 32767;
     c10:	f8aa 301e 	strh.w	r3, [sl, #30]
		max_sample = -32768;
     c14:	f248 0300 	movw	r3, #32768	; 0x8000
     c18:	4f3e      	ldr	r7, [pc, #248]	; (d14 <_GLOBAL__sub_I_leds+0x24c>)
     c1a:	f8aa 3020 	strh.w	r3, [sl, #32]
#include "AudioStream.h"

class AudioAnalyzePeak : public AudioStream
{
public:
	AudioAnalyzePeak(void) : AudioStream(1, inputQueueArray) {
     c1e:	f7ff fdb1 	bl	784 <AudioStream::AudioStream(unsigned char, audio_block_struct**)>
     c22:	4b3b      	ldr	r3, [pc, #236]	; (d10 <_GLOBAL__sub_I_leds+0x248>)
		{ isConnected = false;
		  connect(); }
     c24:	4640      	mov	r0, r8
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c26:	f888 5008 	strb.w	r5, [r8, #8]
     c2a:	f8c9 3000 	str.w	r3, [r9]
		min_sample = 32767;
     c2e:	f647 73ff 	movw	r3, #32767	; 0x7fff
     c32:	f888 5009 	strb.w	r5, [r8, #9]
     c36:	f8a9 301e 	strh.w	r3, [r9, #30]
		max_sample = -32768;
     c3a:	f248 0300 	movw	r3, #32768	; 0x8000
     c3e:	f8c8 500c 	str.w	r5, [r8, #12]
     c42:	f8a9 3020 	strh.w	r3, [r9, #32]
		{ isConnected = false;
     c46:	f888 5010 	strb.w	r5, [r8, #16]
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c4a:	e888 0440 	stmia.w	r8, {r6, sl}
		{ isConnected = false;
		  connect(); }
     c4e:	f004 f8d3 	bl	4df8 <AudioConnection::connect()>
AudioInputI2S            audioInput;         // audio shield: mic or line-in
AudioAnalyzeFFT1024      myFFT;
AudioOutputI2S           audioOutput;        // audio shield: headphones & line-out
AudioAnalyzePeak         peak1;          //xy=331,86
AudioAnalyzePeak         peak2;          //xy=361,174
AudioConnection          patchCord1(audioInput, 0, peak1, 0);
     c52:	4a31      	ldr	r2, [pc, #196]	; (d18 <_GLOBAL__sub_I_leds+0x250>)
     c54:	4931      	ldr	r1, [pc, #196]	; (d1c <_GLOBAL__sub_I_leds+0x254>)
     c56:	4640      	mov	r0, r8
     c58:	f004 feee 	bl	5a38 <__aeabi_atexit>
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c5c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; d44 <_GLOBAL__sub_I_leds+0x27c>
		{ isConnected = false;
		  connect(); }
     c60:	4638      	mov	r0, r7
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c62:	727d      	strb	r5, [r7, #9]
     c64:	60fd      	str	r5, [r7, #12]
		{ isConnected = false;
     c66:	743d      	strb	r5, [r7, #16]
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c68:	f887 b008 	strb.w	fp, [r7, #8]
     c6c:	e887 0240 	stmia.w	r7, {r6, r9}
		{ isConnected = false;
		  connect(); }
     c70:	f004 f8c2 	bl	4df8 <AudioConnection::connect()>
AudioConnection          patchCord2(audioInput, 1, peak2, 0);
     c74:	4a28      	ldr	r2, [pc, #160]	; (d18 <_GLOBAL__sub_I_leds+0x250>)
     c76:	4929      	ldr	r1, [pc, #164]	; (d1c <_GLOBAL__sub_I_leds+0x254>)
     c78:	4638      	mov	r0, r7
     c7a:	f004 fedd 	bl	5a38 <__aeabi_atexit>
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c7e:	4f28      	ldr	r7, [pc, #160]	; (d20 <_GLOBAL__sub_I_leds+0x258>)
		{ isConnected = false;
		  connect(); }
     c80:	4640      	mov	r0, r8
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     c82:	f8c8 4004 	str.w	r4, [r8, #4]
     c86:	f888 5008 	strb.w	r5, [r8, #8]
     c8a:	f8c8 6000 	str.w	r6, [r8]
     c8e:	f888 5009 	strb.w	r5, [r8, #9]
     c92:	f8c8 500c 	str.w	r5, [r8, #12]
		{ isConnected = false;
     c96:	f888 5010 	strb.w	r5, [r8, #16]
		  connect(); }
     c9a:	f004 f8ad 	bl	4df8 <AudioConnection::connect()>
AudioConnection          patchCord3(audioInput, 0, audioOutput, 0);
     c9e:	4a1e      	ldr	r2, [pc, #120]	; (d18 <_GLOBAL__sub_I_leds+0x250>)
     ca0:	4640      	mov	r0, r8
     ca2:	491e      	ldr	r1, [pc, #120]	; (d1c <_GLOBAL__sub_I_leds+0x254>)
     ca4:	f004 fec8 	bl	5a38 <__aeabi_atexit>
     ca8:	4638      	mov	r0, r7
		  connect(); }
	AudioConnection(AudioStream &source, unsigned char sourceOutput,
		AudioStream &destination, unsigned char destinationInput) :
		src(source), dst(destination),
		src_index(sourceOutput), dest_index(destinationInput),
		next_dest(NULL)
     caa:	607c      	str	r4, [r7, #4]
     cac:	f887 b008 	strb.w	fp, [r7, #8]
     cb0:	603e      	str	r6, [r7, #0]
     cb2:	f887 b009 	strb.w	fp, [r7, #9]
     cb6:	60fd      	str	r5, [r7, #12]
		{ isConnected = false;
     cb8:	743d      	strb	r5, [r7, #16]
		  connect(); }
     cba:	f004 f89d 	bl	4df8 <AudioConnection::connect()>
AudioConnection          patchCord4(audioInput, 1, audioOutput, 1);
     cbe:	4a16      	ldr	r2, [pc, #88]	; (d18 <_GLOBAL__sub_I_leds+0x250>)
     cc0:	4638      	mov	r0, r7
     cc2:	4916      	ldr	r1, [pc, #88]	; (d1c <_GLOBAL__sub_I_leds+0x254>)
     cc4:	f004 feb8 	bl	5a38 <__aeabi_atexit>
     cc8:	4b16      	ldr	r3, [pc, #88]	; (d24 <_GLOBAL__sub_I_leds+0x25c>)
class elapsedMillis
{
private:
	unsigned long ms;
public:
	elapsedMillis(void) { ms = millis(); }
     cca:	4817      	ldr	r0, [pc, #92]	; (d28 <_GLOBAL__sub_I_leds+0x260>)
#include "AudioControl.h"

class AudioControlSGTL5000 : public AudioControl
{
public:
	AudioControlSGTL5000(void) : i2c_addr(0x0A) { }
     ccc:	220a      	movs	r2, #10
     cce:	681c      	ldr	r4, [r3, #0]
     cd0:	4916      	ldr	r1, [pc, #88]	; (d2c <_GLOBAL__sub_I_leds+0x264>)
     cd2:	4b17      	ldr	r3, [pc, #92]	; (d30 <_GLOBAL__sub_I_leds+0x268>)
     cd4:	6004      	str	r4, [r0, #0]
     cd6:	6019      	str	r1, [r3, #0]
     cd8:	721a      	strb	r2, [r3, #8]
     cda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				inputQueue[i] = NULL;
			}
			// add to a simple list, for update_all
			// TODO: replace with a proper data flow analysis in update_all
			if (first_update == NULL) {
				first_update = this;
     cde:	602e      	str	r6, [r5, #0]
     ce0:	e705      	b.n	aee <_GLOBAL__sub_I_leds+0x26>
     ce2:	601c      	str	r4, [r3, #0]
     ce4:	e730      	b.n	b48 <_GLOBAL__sub_I_leds+0x80>
     ce6:	6018      	str	r0, [r3, #0]
     ce8:	e771      	b.n	bce <_GLOBAL__sub_I_leds+0x106>
     cea:	bf00      	nop
     cec:	20006d84 	.word	0x20006d84
     cf0:	20004ebc 	.word	0x20004ebc
     cf4:	20000008 	.word	0x20000008
     cf8:	20000908 	.word	0x20000908
     cfc:	200052f0 	.word	0x200052f0
     d00:	200000cc 	.word	0x200000cc
     d04:	20006758 	.word	0x20006758
     d08:	20006734 	.word	0x20006734
     d0c:	20000914 	.word	0x20000914
     d10:	200008e0 	.word	0x200008e0
     d14:	20004ea8 	.word	0x20004ea8
     d18:	20004504 	.word	0x20004504
     d1c:	000000ad 	.word	0x000000ad
     d20:	20006744 	.word	0x20006744
     d24:	20006b4c 	.word	0x20006b4c
     d28:	200052a4 	.word	0x200052a4
     d2c:	200008ec 	.word	0x200008ec
     d30:	200052a8 	.word	0x200052a8
     d34:	200008d4 	.word	0x200008d4
     d38:	200052b4 	.word	0x200052b4
     d3c:	2000527c 	.word	0x2000527c
     d40:	200052d8 	.word	0x200052d8
     d44:	20004ed4 	.word	0x20004ed4

00000d48 <VisualMicroDebug::DBG_YieldAndWait(unsigned long)>:
     d48:	4804      	ldr	r0, [pc, #16]	; (d5c <VisualMicroDebug::DBG_YieldAndWait(unsigned long)+0x14>)
     d4a:	6802      	ldr	r2, [r0, #0]
	DBG_YieldAndWait(ms, true);
}
void VisualMicroDebug::DBG_YieldAndWait(unsigned long ms, bool handle_events)
{
	unsigned long ms_start = DBG_Millis();
	unsigned long ms_end = ms_start + ms;
     d4c:	4411      	add	r1, r2
     d4e:	e001      	b.n	d54 <VisualMicroDebug::DBG_YieldAndWait(unsigned long)+0xc>

		//delay(1);

		ms_curr = DBG_Millis();

		if (ms_curr<ms_start || ms_curr>ms_end) {
     d50:	4299      	cmp	r1, r3
     d52:	d302      	bcc.n	d5a <VisualMicroDebug::DBG_YieldAndWait(unsigned long)+0x12>
     d54:	6803      	ldr	r3, [r0, #0]
     d56:	429a      	cmp	r2, r3
     d58:	d9fa      	bls.n	d50 <VisualMicroDebug::DBG_YieldAndWait(unsigned long)+0x8>
     d5a:	4770      	bx	lr
     d5c:	20006b4c 	.word	0x20006b4c

00000d60 <VisualMicroDebug::outPacketStart(bool)>:
	return outPacketStart(false);
}


bool VisualMicroDebug::outPacketStart(bool noWait)
{
     d60:	b410      	push	{r4}
     d62:	4a0c      	ldr	r2, [pc, #48]	; (d94 <VisualMicroDebug::outPacketStart(bool)+0x34>)
     d64:	4604      	mov	r4, r0
	yield();
#endif


#if defined(VM_DEBUG_BANDWIDTH_THROTTLE_MS) //&& (VM_DEBUGGER_TYPE != VM_DEBUGGER_TYPE_NET_UDP)
	if (!noWait)
     d66:	b971      	cbnz	r1, d86 <VisualMicroDebug::outPacketStart(bool)+0x26>
	{

		unsigned long ms_wait;
		ms_wait = (DBG_Millis() - lastPacketMS);
     d68:	6841      	ldr	r1, [r0, #4]
     d6a:	6813      	ldr	r3, [r2, #0]
     d6c:	1a59      	subs	r1, r3, r1
		if (ms_wait < VM_DEBUG_BANDWIDTH_THROTTLE_MS)
     d6e:	2931      	cmp	r1, #49	; 0x31
     d70:	d809      	bhi.n	d86 <VisualMicroDebug::outPacketStart(bool)+0x26>
     d72:	6810      	ldr	r0, [r2, #0]
	DBG_YieldAndWait(ms, true);
}
void VisualMicroDebug::DBG_YieldAndWait(unsigned long ms, bool handle_events)
{
	unsigned long ms_start = DBG_Millis();
	unsigned long ms_end = ms_start + ms;
     d74:	f100 0332 	add.w	r3, r0, #50	; 0x32
     d78:	1a59      	subs	r1, r3, r1
     d7a:	e001      	b.n	d80 <VisualMicroDebug::outPacketStart(bool)+0x20>

		//delay(1);

		ms_curr = DBG_Millis();

		if (ms_curr<ms_start || ms_curr>ms_end) {
     d7c:	4299      	cmp	r1, r3
     d7e:	d302      	bcc.n	d86 <VisualMicroDebug::outPacketStart(bool)+0x26>
     d80:	6813      	ldr	r3, [r2, #0]
     d82:	4298      	cmp	r0, r3
     d84:	d9fa      	bls.n	d7c <VisualMicroDebug::outPacketStart(bool)+0x1c>
     d86:	6813      	ldr	r3, [r2, #0]
	transport->beginPacket();
#endif
#endif

	return true;
}
     d88:	2001      	movs	r0, #1
			//DBG_YieldAndWait(3)
		//}
	}
	//XXX: this should really be after packet end!
	//1501 for cosa - lastPacketMS=millis();
	lastPacketMS = DBG_Millis();
     d8a:	6063      	str	r3, [r4, #4]
	transport->beginPacket();
#endif
#endif

	return true;
}
     d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
     d90:	4770      	bx	lr
     d92:	bf00      	nop
     d94:	20006b4c 	.word	0x20006b4c

00000d98 <VisualMicroDebug::outPacketEnd()>:
     d98:	4770      	bx	lr
     d9a:	bf00      	nop

00000d9c <VisualMicroDebug::begin(unsigned long)>:
{

	//todo: detect usb type ports that need a delay
	//don't wait for the port unless we add a timeout and disable debug. because we might be discntected
	//todo: see if esp can handle this delay wuith wifi also connecting!
	delay(1000);
     d9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     da0:	f002 bc64 	b.w	366c <delay>

00000da4 <VisualMicroDebug::init(unsigned long)>:
	vmdebug.init();
	vmdebug.stats();
#endif


	baudRate = 0L; //gets a value later if required, only used by cosa for a re-begin!
     da4:	2300      	movs	r3, #0
     da6:	6443      	str	r3, [r0, #68]	; 0x44

	lastPacketMS = 0L;
     da8:	6043      	str	r3, [r0, #4]

	//note: a delay at start causes esp8266 wifi to fail to connect!!
	//		the delay can also be switched off via board/platform.txt property=
	if (delayMs > 0)
     daa:	b141      	cbz	r1, dbe <VisualMicroDebug::init(unsigned long)+0x1a>
     dac:	4804      	ldr	r0, [pc, #16]	; (dc0 <VisualMicroDebug::init(unsigned long)+0x1c>)
     dae:	6802      	ldr	r2, [r0, #0]
	DBG_YieldAndWait(ms, true);
}
void VisualMicroDebug::DBG_YieldAndWait(unsigned long ms, bool handle_events)
{
	unsigned long ms_start = DBG_Millis();
	unsigned long ms_end = ms_start + ms;
     db0:	4411      	add	r1, r2
     db2:	e001      	b.n	db8 <VisualMicroDebug::init(unsigned long)+0x14>

		//delay(1);

		ms_curr = DBG_Millis();

		if (ms_curr<ms_start || ms_curr>ms_end) {
     db4:	4299      	cmp	r1, r3
     db6:	d302      	bcc.n	dbe <VisualMicroDebug::init(unsigned long)+0x1a>
     db8:	6803      	ldr	r3, [r0, #0]
     dba:	429a      	cmp	r2, r3
     dbc:	d9fa      	bls.n	db4 <VisualMicroDebug::init(unsigned long)+0x10>
     dbe:	4770      	bx	lr
     dc0:	20006b4c 	.word	0x20006b4c

00000dc4 <VisualMicroDebug::sendContinuedACK(unsigned char)>:
}
#endif


void VisualMicroDebug::sendContinuedACK(uint8_t breakPointId)
{
     dc4:	b538      	push	{r3, r4, r5, lr}
     dc6:	4c0f      	ldr	r4, [pc, #60]	; (e04 <VisualMicroDebug::sendContinuedACK(unsigned char)+0x40>)
     dc8:	460d      	mov	r5, r1
     dca:	2106      	movs	r1, #6
     dcc:	6823      	ldr	r3, [r4, #0]
			//DBG_YieldAndWait(3)
		//}
	}
	//XXX: this should really be after packet end!
	//1501 for cosa - lastPacketMS=millis();
	lastPacketMS = DBG_Millis();
     dce:	6043      	str	r3, [r0, #4]
     dd0:	480d      	ldr	r0, [pc, #52]	; (e08 <VisualMicroDebug::sendContinuedACK(unsigned char)+0x44>)
     dd2:	f003 feb7 	bl	4b44 <usb_serial_write>
	size_t print(const String &s);
	size_t print(char c)				{ return write((uint8_t)c); }
	size_t print(const char s[])			{ return write(s); }
	size_t print(const __FlashStringHelper *f)	{ return write((const char *)f); }

	size_t print(uint8_t b)				{ return printNumber(b, 10, 0); }
     dd6:	220a      	movs	r2, #10
     dd8:	2300      	movs	r3, #0
     dda:	4629      	mov	r1, r5
     ddc:	480b      	ldr	r0, [pc, #44]	; (e0c <VisualMicroDebug::sendContinuedACK(unsigned char)+0x48>)
     dde:	f004 fa29 	bl	5234 <Print::printNumber(unsigned long, unsigned char, unsigned char)>
     de2:	2106      	movs	r1, #6
     de4:	480a      	ldr	r0, [pc, #40]	; (e10 <VisualMicroDebug::sendContinuedACK(unsigned char)+0x4c>)
     de6:	f003 fead 	bl	4b44 <usb_serial_write>
	size_t print(double n, int digits = 2)		{ return printFloat(n, digits); }
	size_t print(const Printable &obj)		{ return obj.printTo(*this); }
	size_t println(void);
	size_t println(const String &s)			{ return print(s) + println(); }
	size_t println(char c)				{ return print(c) + println(); }
	size_t println(const char s[])			{ return print(s) + println(); }
     dea:	4808      	ldr	r0, [pc, #32]	; (e0c <VisualMicroDebug::sendContinuedACK(unsigned char)+0x48>)
     dec:	f004 fa12 	bl	5214 <Print::println()>
     df0:	6822      	ldr	r2, [r4, #0]
	DBG_YieldAndWait(ms, true);
}
void VisualMicroDebug::DBG_YieldAndWait(unsigned long ms, bool handle_events)
{
	unsigned long ms_start = DBG_Millis();
	unsigned long ms_end = ms_start + ms;
     df2:	f102 0132 	add.w	r1, r2, #50	; 0x32
     df6:	e001      	b.n	dfc <VisualMicroDebug::sendContinuedACK(unsigned char)+0x38>

		//delay(1);

		ms_curr = DBG_Millis();

		if (ms_curr<ms_start || ms_curr>ms_end) {
     df8:	4299      	cmp	r1, r3
     dfa:	d302      	bcc.n	e02 <VisualMicroDebug::sendContinuedACK(unsigned char)+0x3e>
     dfc:	6823      	ldr	r3, [r4, #0]
     dfe:	429a      	cmp	r2, r3
     e00:	d9fa      	bls.n	df8 <VisualMicroDebug::sendContinuedACK(unsigned char)+0x34>
     e02:	bd38      	pop	{r3, r4, r5, pc}
     e04:	20006b4c 	.word	0x20006b4c
     e08:	20000074 	.word	0x20000074
     e0c:	20004608 	.word	0x20004608
     e10:	2000007c 	.word	0x2000007c

00000e14 <VisualMicroDebug::breakWait(unsigned char)>:
#if defined(VM_DEBUGGER_TYPE) //&& ( VM_DEBUGGER_TYPE == VM_DEBUGGER_TYPE_HARDWARESERIAL || VM_DEBUGGER_TYPE == VM_DEBUGGER_TYPE_FASTSERIAL)
//TODO: implement sturcture serial com!
//we never get called if break was not set during compliation
//return _vm_cmd so that we can setVariable if required (caller needs to know result)
uint8_t VisualMicroDebug::breakWait(uint8_t breakPointId)
{
     e14:	b538      	push	{r3, r4, r5, lr}
	//console write not working yet
#if defined(VM_DEBUGGER_TYPE) && (VM_DEBUGGER_TYPE == VM_DEBUGGER_TYPE_NET_CONSOLE)
	return 'c';
#endif

	if (!alwaysBreak)
     e16:	7e03      	ldrb	r3, [r0, #24]
     e18:	b90b      	cbnz	r3, e1e <VisualMicroDebug::breakWait(unsigned char)+0xa>
		case 'h':
			//Serial.println("Remote debug session started");
#if defined(VM_DEBUGGER_TYPE) && (VM_DEBUGGER_TYPE == VM_DEBUGGER_TYPE_NET_UDP)
			alwaysBreak = true;
#endif
			return 'c';
     e1a:	2063      	movs	r0, #99	; 0x63
	//sendContinuedACK(breakPointId);
	//return 'c'; //if we get here we are continuing!

	//	return '?'; //software serial rubbish detected?
	return 'e';
}
     e1c:	bd38      	pop	{r3, r4, r5, pc}
     e1e:	460d      	mov	r5, r1
     e20:	4604      	mov	r4, r0
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
     e22:	f003 fe29 	bl	4a78 <usb_serial_available>
#endif

	uint8_t b;

	//break/pause until we get a command
	if (available() == 0)
     e26:	f010 0fff 	tst.w	r0, #255	; 0xff
     e2a:	d101      	bne.n	e30 <VisualMicroDebug::breakWait(unsigned char)+0x1c>
		if (!UDPConnectionStarted) {
			return 'c';
		}
#endif

		return 'e';
     e2c:	2065      	movs	r0, #101	; 0x65
     e2e:	bd38      	pop	{r3, r4, r5, pc}
     e30:	f003 fe22 	bl	4a78 <usb_serial_available>
	//doh!  better if we have any key to continue so users data doesn't get lost so much. 
	//NOTE. pause/breakpoints are best used with dedicated port!
	//while(true)
	//{

	while (available() > 0)
     e34:	f010 0fff 	tst.w	r0, #255	; 0xff
     e38:	d0f8      	beq.n	e2c <VisualMicroDebug::breakWait(unsigned char)+0x18>
        virtual int read() { return usb_serial_getchar(); }
     e3a:	f003 fe5d 	bl	4af8 <usb_serial_getchar>
		//		while(VM_DEBUGGER_SOFT_TRANSPORT.available()>0)
		//		{
		//			b = VM_DEBUGGER_SOFT_TRANSPORT.read();
		//#endif
		//debug break commands
		switch (b)
     e3e:	b2c0      	uxtb	r0, r0
     e40:	f1a0 0358 	sub.w	r3, r0, #88	; 0x58
     e44:	2b1e      	cmp	r3, #30
     e46:	d8f3      	bhi.n	e30 <VisualMicroDebug::breakWait(unsigned char)+0x1c>
     e48:	a201      	add	r2, pc, #4	; (adr r2, e50 <VisualMicroDebug::breakWait(unsigned char)+0x3c>)
     e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     e4e:	bf00      	nop
     e50:	00000ed9 	.word	0x00000ed9
     e54:	00000e31 	.word	0x00000e31
     e58:	00000e31 	.word	0x00000e31
     e5c:	00000e31 	.word	0x00000e31
     e60:	00000e31 	.word	0x00000e31
     e64:	00000e31 	.word	0x00000e31
     e68:	00000e31 	.word	0x00000e31
     e6c:	00000e31 	.word	0x00000e31
     e70:	00000e31 	.word	0x00000e31
     e74:	00000e31 	.word	0x00000e31
     e78:	00000e31 	.word	0x00000e31
     e7c:	00000ecd 	.word	0x00000ecd
     e80:	00000e31 	.word	0x00000e31
     e84:	00000e31 	.word	0x00000e31
     e88:	00000e31 	.word	0x00000e31
     e8c:	00000e31 	.word	0x00000e31
     e90:	00000e1b 	.word	0x00000e1b
     e94:	00000e31 	.word	0x00000e31
     e98:	00000e31 	.word	0x00000e31
     e9c:	00000e31 	.word	0x00000e31
     ea0:	00000e31 	.word	0x00000e31
     ea4:	00000e31 	.word	0x00000e31
     ea8:	00000e31 	.word	0x00000e31
     eac:	00000e31 	.word	0x00000e31
     eb0:	00000e31 	.word	0x00000e31
     eb4:	00000e1b 	.word	0x00000e1b
     eb8:	00000e31 	.word	0x00000e31
     ebc:	00000e31 	.word	0x00000e31
     ec0:	00000e31 	.word	0x00000e31
     ec4:	00000e31 	.word	0x00000e31
     ec8:	00000e1d 	.word	0x00000e1d
		{

		case 'c':
			sendContinuedACK(breakPointId);
     ecc:	4620      	mov	r0, r4
     ece:	4629      	mov	r1, r5
     ed0:	f7ff ff78 	bl	dc4 <VisualMicroDebug::sendContinuedACK(unsigned char)>
			return 'c'; //if we get here we are continuing!
     ed4:	2063      	movs	r0, #99	; 0x63
     ed6:	bd38      	pop	{r3, r4, r5, pc}
					  //	sendContinuedACK(breakPointId);
					  //	return;

					  //switch off break until re-start. for dev/testing
		case 'X':
			alwaysBreak = false;
     ed8:	2300      	movs	r3, #0
			return 'c';
     eda:	2063      	movs	r0, #99	; 0x63
					  //	sendContinuedACK(breakPointId);
					  //	return;

					  //switch off break until re-start. for dev/testing
		case 'X':
			alwaysBreak = false;
     edc:	7623      	strb	r3, [r4, #24]
     ede:	bd38      	pop	{r3, r4, r5, pc}

00000ee0 <VisualMicroDebug::start(bool, bool)>:
}
#endif


void VisualMicroDebug::start(bool waitForKeyToStart, bool _alwaysBreak)
{
     ee0:	b570      	push	{r4, r5, r6, lr}
     ee2:	4605      	mov	r5, r0
     ee4:	4616      	mov	r6, r2
#if defined (VM_DEBUG_BREAKPAUSE)
	if (waitForKeyToStart)
     ee6:	b1a9      	cbz	r1, f14 <VisualMicroDebug::start(bool, bool)+0x34>
	{
		alwaysBreak = true;
     ee8:	2301      	movs	r3, #1
     eea:	4c0b      	ldr	r4, [pc, #44]	; (f18 <VisualMicroDebug::start(bool, bool)+0x38>)
     eec:	7603      	strb	r3, [r0, #24]

		//server should know we are waiting sendMessage("Press any key to continue");
		while (breakWait(0) != 'c') {
     eee:	2100      	movs	r1, #0
     ef0:	4628      	mov	r0, r5
     ef2:	f7ff ff8f 	bl	e14 <VisualMicroDebug::breakWait(unsigned char)>
     ef6:	2863      	cmp	r0, #99	; 0x63
     ef8:	d00c      	beq.n	f14 <VisualMicroDebug::start(bool, bool)+0x34>
     efa:	6822      	ldr	r2, [r4, #0]
	DBG_YieldAndWait(ms, true);
}
void VisualMicroDebug::DBG_YieldAndWait(unsigned long ms, bool handle_events)
{
	unsigned long ms_start = DBG_Millis();
	unsigned long ms_end = ms_start + ms;
     efc:	1c51      	adds	r1, r2, #1
     efe:	6823      	ldr	r3, [r4, #0]

		//delay(1);

		ms_curr = DBG_Millis();

		if (ms_curr<ms_start || ms_curr>ms_end) {
     f00:	429a      	cmp	r2, r3
     f02:	d8f4      	bhi.n	eee <VisualMicroDebug::start(bool, bool)+0xe>
     f04:	4299      	cmp	r1, r3
     f06:	d2fa      	bcs.n	efe <VisualMicroDebug::start(bool, bool)+0x1e>
	if (waitForKeyToStart)
	{
		alwaysBreak = true;

		//server should know we are waiting sendMessage("Press any key to continue");
		while (breakWait(0) != 'c') {
     f08:	2100      	movs	r1, #0
     f0a:	4628      	mov	r0, r5
     f0c:	f7ff ff82 	bl	e14 <VisualMicroDebug::breakWait(unsigned char)>
     f10:	2863      	cmp	r0, #99	; 0x63
     f12:	d1f2      	bne.n	efa <VisualMicroDebug::start(bool, bool)+0x1a>
			DBG_YieldAndWait(1);
		}
		//breakWait(0);
	}
	alwaysBreak = _alwaysBreak;
     f14:	762e      	strb	r6, [r5, #24]
     f16:	bd70      	pop	{r4, r5, r6, pc}
     f18:	20006b4c 	.word	0x20006b4c

00000f1c <_GLOBAL__sub_I__ZN16VisualMicroDebug16DBG_YieldAndWaitEm>:
	//wait if we have to
	//try to prevent new users from overloading bandwidth and filling windows buffer
	//can be overriden via preferences
	//defaults to 50ms; needs to allow time for windows to recover if it pauses, so we need to be slower than the extensions and debugger can process + a bit

	BreakStartMillis = 0L;
     f1c:	4b03      	ldr	r3, [pc, #12]	; (f2c <_GLOBAL__sub_I__ZN16VisualMicroDebug16DBG_YieldAndWaitEm+0x10>)
     f1e:	2200      	movs	r2, #0
     f20:	609a      	str	r2, [r3, #8]
	BreakPrevMillis = 0L;
     f22:	60da      	str	r2, [r3, #12]
	InBreakMsgRepeatMS = 0L;
     f24:	611a      	str	r2, [r3, #16]
	InBreakMsgSent = 0L;
     f26:	615a      	str	r2, [r3, #20]
     f28:	4770      	bx	lr
     f2a:	bf00      	nop
     f2c:	20006778 	.word	0x20006778

00000f30 <memcpy_tointerleaveLR>:
	@ r0: dst
	@ r1: srcL
	@ r2: srcR

#if AUDIO_BLOCK_SAMPLES > 8
	push	{r4-r11,r14}
     f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	add r14,r0,#(AUDIO_BLOCK_SAMPLES*2)
     f34:	f500 7e80 	add.w	lr, r0, #256	; 0x100

00000f38 <.loopLR>:
	.align 2
.loopLR:
	//Load 2*4 words
	ldmia r1!, {r5,r7,r9,r11}  //1+4
     f38:	e8b1 0aa0 	ldmia.w	r1!, {r5, r7, r9, fp}
	ldmia r2!, {r6,r8,r10,r12} //1+4	
     f3c:	e8b2 1540 	ldmia.w	r2!, {r6, r8, sl, ip}

	pkhbt r3,r5,r6,LSL #16	//1
     f40:	eac5 4306 	pkhbt	r3, r5, r6, lsl #16
	pkhtb r4,r6,r5,ASR #16	//1
     f44:	eac6 4425 	pkhtb	r4, r6, r5, asr #16

	pkhbt r5,r7,r8,LSL #16	//1
     f48:	eac7 4508 	pkhbt	r5, r7, r8, lsl #16
	pkhtb r6,r8,r7,ASR #16	//1
     f4c:	eac8 4627 	pkhtb	r6, r8, r7, asr #16

	pkhbt r7,r9,r10,LSL #16	//1
     f50:	eac9 470a 	pkhbt	r7, r9, sl, lsl #16
	pkhtb r8,r10,r9,ASR #16	//1
     f54:	eaca 4829 	pkhtb	r8, sl, r9, asr #16

	pkhbt r9,r11,r12,LSL #16	//1
     f58:	eacb 490c 	pkhbt	r9, fp, ip, lsl #16
	pkhtb r10,r12,r11,ASR #16	//1
     f5c:	eacc 4a2b 	pkhtb	sl, ip, fp, asr #16

	//Write 8 Words
	stmia r0!, {r3,r4,r5,r6,r7,r8,r9,r10}	//1+8 -> 5+5+8+9 = 27 Cycles to interleave 32 bytes. 
     f60:	e8a0 07f8 	stmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl}
	
	cmp r14, r0
     f64:	4586      	cmp	lr, r0
	bne .loopLR
     f66:	d1e7      	bne.n	f38 <.loopLR>

	pop	{r4-r11,r14}	
     f68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pkhtb r6,r8,r7,ASR #16

	stmia r0!, {r3,r4,r5,r6}
	pop	{r4-r8,r14}	
#endif
	BX lr
     f6c:	4770      	bx	lr

00000f6e <memcpy_tointerleaveL>:
	memcpy_tointerleaveL:

	@ r0: dst
	@ r1: srcL
	
	mov r2, #0
     f6e:	f04f 0200 	mov.w	r2, #0
	
#if AUDIO_BLOCK_SAMPLES > 8
	push	{r4-r11}
     f72:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	add r12,r0,#(AUDIO_BLOCK_SAMPLES*2)
     f76:	f500 7c80 	add.w	ip, r0, #256	; 0x100
     f7a:	bf00      	nop

00000f7c <.loopL>:
	.align 2
.loopL:

	//Load 4 words
	ldmia r1!, {r5,r7,r9,r11}  //1+4
     f7c:	e8b1 0aa0 	ldmia.w	r1!, {r5, r7, r9, fp}

	pkhbt r3,r5,r2	//1
     f80:	eac5 0302 	pkhbt	r3, r5, r2
	pkhtb r4,r2,r5,ASR #16	//1
     f84:	eac2 4425 	pkhtb	r4, r2, r5, asr #16

	pkhbt r5,r7,r2	//1
     f88:	eac7 0502 	pkhbt	r5, r7, r2
	pkhtb r6,r2,r7,ASR #16	//1
     f8c:	eac2 4627 	pkhtb	r6, r2, r7, asr #16

	pkhbt r7,r9,r2	//1
     f90:	eac9 0702 	pkhbt	r7, r9, r2
	pkhtb r8,r2,r9,ASR #16	//1
     f94:	eac2 4829 	pkhtb	r8, r2, r9, asr #16

	pkhbt r9,r11,r2	//1
     f98:	eacb 0902 	pkhbt	r9, fp, r2
	pkhtb r10,r2,r11,ASR #16	//1
     f9c:	eac2 4a2b 	pkhtb	sl, r2, fp, asr #16

	//Write 8 Words
	stmia r0!, {r3,r4,r5,r6,r7,r8,r9,r10}	//1+8
     fa0:	e8a0 07f8 	stmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl}

	cmp r12, r0
     fa4:	4584      	cmp	ip, r0
	bne .loopL
     fa6:	d1e9      	bne.n	f7c <.loopL>

	pop	{r4-r11}
     fa8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

	stmia r0!, {r3,r4,r5,r6}
	
	pop	{r4-r7}
#endif	
	BX lr
     fac:	4770      	bx	lr

00000fae <memcpy_tointerleaveR>:
	memcpy_tointerleaveR:

	@ r0: dst
	@ r1: srcR

	mov r2, #0
     fae:	f04f 0200 	mov.w	r2, #0
#if AUDIO_BLOCK_SAMPLES > 8
	push	{r4-r11}
     fb2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	add r12,r0,#(AUDIO_BLOCK_SAMPLES*2)
     fb6:	f500 7c80 	add.w	ip, r0, #256	; 0x100
     fba:	bf00      	nop

00000fbc <.loopR>:
	.align 2
.loopR:

	//Load 4 words
	ldmia r1!, {r5,r7,r9,r11}
     fbc:	e8b1 0aa0 	ldmia.w	r1!, {r5, r7, r9, fp}

	pkhbt r3,r2,r5,LSL #16
     fc0:	eac2 4305 	pkhbt	r3, r2, r5, lsl #16
	pkhtb r4,r5,r2
     fc4:	eac2 0405 	pkhbt	r4, r2, r5

	pkhbt r5,r2,r7,LSL #16
     fc8:	eac2 4507 	pkhbt	r5, r2, r7, lsl #16
	pkhtb r6,r7,r2
     fcc:	eac2 0607 	pkhbt	r6, r2, r7

	pkhbt r7,r2,r9,LSL #16
     fd0:	eac2 4709 	pkhbt	r7, r2, r9, lsl #16
	pkhtb r8,r9,r2
     fd4:	eac2 0809 	pkhbt	r8, r2, r9

	pkhbt r9,r2,r11,LSL #16
     fd8:	eac2 490b 	pkhbt	r9, r2, fp, lsl #16
	pkhtb r10,r11,r2
     fdc:	eac2 0a0b 	pkhbt	sl, r2, fp

	//Write 8 Words
	stmia r0!, {r3,r4,r5,r6,r7,r8,r9,r10}
     fe0:	e8a0 07f8 	stmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl}

	cmp r12, r0
     fe4:	4584      	cmp	ip, r0
	bne .loopR
     fe6:	d1e9      	bne.n	fbc <.loopR>

	pop	{r4-r11}
     fe8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	stmia r0!, {r3,r4,r5,r6}

	pop	{r4-r7}

#endif	
	BX lr
     fec:	4770      	bx	lr

00000fee <memcpy_tointerleaveQuad>:
	@ r1: src1
	@ r2: src2
	@ r3: src3
	@ r4: src4

	push	{r4-r11}
     fee:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	ldr r4, [sp, #(0+32)] //5th parameter is saved on the stack
     ff2:	9c08      	ldr	r4, [sp, #32]
	add r11,r0,#(AUDIO_BLOCK_SAMPLES*4)
     ff4:	f500 7b00 	add.w	fp, r0, #512	; 0x200

00000ff8 <.loopQuad>:
	.align 2
.loopQuad:

	ldr r5, [r1],4
     ff8:	f851 5b04 	ldr.w	r5, [r1], #4
	ldr r6, [r3],4
     ffc:	f853 6b04 	ldr.w	r6, [r3], #4
	pkhbt r7,r5,r6,LSL #16
    1000:	eac5 4706 	pkhbt	r7, r5, r6, lsl #16
	pkhtb r9,r6,r5,ASR #16
    1004:	eac6 4925 	pkhtb	r9, r6, r5, asr #16
	ldr r5, [r2],4
    1008:	f852 5b04 	ldr.w	r5, [r2], #4
	ldr r6, [r4],4
    100c:	f854 6b04 	ldr.w	r6, [r4], #4
	pkhbt r8,r5,r6,LSL #16
    1010:	eac5 4806 	pkhbt	r8, r5, r6, lsl #16
	pkhtb r10,r6,r5,ASR #16
    1014:	eac6 4a25 	pkhtb	sl, r6, r5, asr #16

	stmia r0!, {r7-r10}
    1018:	e8a0 0780 	stmia.w	r0!, {r7, r8, r9, sl}

	cmp r11, r0
    101c:	4583      	cmp	fp, r0
	bne .loopQuad
    101e:	d1eb      	bne.n	ff8 <.loopQuad>

	pop	{r4-r11}
    1020:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	BX lr
    1024:	4770      	bx	lr
    1026:	bf00      	nop

00001028 <AudioAnalyzeFFT1024::update()>:
	}

}

void AudioAnalyzeFFT1024::update(void)
{
    1028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	audio_block_t *block;

	block = receiveReadOnly();
    102a:	2100      	movs	r1, #0
	}

}

void AudioAnalyzeFFT1024::update(void)
{
    102c:	4605      	mov	r5, r0
	audio_block_t *block;

	block = receiveReadOnly();
    102e:	f003 fed7 	bl	4de0 <AudioStream::receiveReadOnly(unsigned int)>
	if (!block) return;
    1032:	2800      	cmp	r0, #0
    1034:	f000 80d3 	beq.w	11de <AudioAnalyzeFFT1024::update()+0x1b6>

#if defined(__ARM_ARCH_7EM__)
	switch (state) {
    1038:	f241 433c 	movw	r3, #5180	; 0x143c
    103c:	5ceb      	ldrb	r3, [r5, r3]
    103e:	2b07      	cmp	r3, #7
    1040:	f200 80cd 	bhi.w	11de <AudioAnalyzeFFT1024::update()+0x1b6>
    1044:	e8df f003 	tbb	[pc, r3]
    1048:	e1dad3cc 	.word	0xe1dad3cc
    104c:	04f6efe8 	.word	0x04f6efe8
		break;
	case 7:
		blocklist[7] = block;
		// TODO: perhaps distribute the work over multiple update() ??
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
    1050:	f8d5 741c 	ldr.w	r7, [r5, #1052]	; 0x41c
    1054:	f505 6487 	add.w	r4, r5, #1080	; 0x438
    1058:	f205 413c 	addw	r1, r5, #1084	; 0x43c
	case 6:
		blocklist[6] = block;
		state = 7;
		break;
	case 7:
		blocklist[7] = block;
    105c:	f8c5 0438 	str.w	r0, [r5, #1080]	; 0x438
		// TODO: perhaps distribute the work over multiple update() ??
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
    1060:	1d3b      	adds	r3, r7, #4
    1062:	4622      	mov	r2, r4
    1064:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    1068:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    106c:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    106e:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    1072:	d1f9      	bne.n	1068 <AudioAnalyzeFFT1024::update()+0x40>
	case 7:
		blocklist[7] = block;
		// TODO: perhaps distribute the work over multiple update() ??
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
    1074:	f8d5 7420 	ldr.w	r7, [r5, #1056]	; 0x420
    1078:	f505 62c7 	add.w	r2, r5, #1592	; 0x638
    107c:	1d3b      	adds	r3, r7, #4
    107e:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    1082:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    1086:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    1088:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    108c:	d1f9      	bne.n	1082 <AudioAnalyzeFFT1024::update()+0x5a>
		blocklist[7] = block;
		// TODO: perhaps distribute the work over multiple update() ??
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
    108e:	f8d5 7424 	ldr.w	r7, [r5, #1060]	; 0x424
    1092:	f605 0238 	addw	r2, r5, #2104	; 0x838
    1096:	1d3b      	adds	r3, r7, #4
    1098:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    109c:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10a0:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10a2:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10a6:	d1f9      	bne.n	109c <AudioAnalyzeFFT1024::update()+0x74>
		// TODO: perhaps distribute the work over multiple update() ??
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
    10a8:	f8d5 7428 	ldr.w	r7, [r5, #1064]	; 0x428
    10ac:	f605 2238 	addw	r2, r5, #2616	; 0xa38
    10b0:	1d3b      	adds	r3, r7, #4
    10b2:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10b6:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10ba:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10bc:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10c0:	d1f9      	bne.n	10b6 <AudioAnalyzeFFT1024::update()+0x8e>
		//       github pull requsts welcome......
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
    10c2:	f8d5 742c 	ldr.w	r7, [r5, #1068]	; 0x42c
    10c6:	f605 4238 	addw	r2, r5, #3128	; 0xc38
    10ca:	1d3b      	adds	r3, r7, #4
    10cc:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10d0:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10d4:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10d6:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10da:	d1f9      	bne.n	10d0 <AudioAnalyzeFFT1024::update()+0xa8>
		copy_to_fft_buffer(buffer+0x000, blocklist[0]->data);
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
		copy_to_fft_buffer(buffer+0x500, blocklist[5]->data);
    10dc:	f8d5 7430 	ldr.w	r7, [r5, #1072]	; 0x430
    10e0:	f605 6238 	addw	r2, r5, #3640	; 0xe38
    10e4:	1d3b      	adds	r3, r7, #4
    10e6:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10ea:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10ee:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    10f0:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    10f4:	d1f9      	bne.n	10ea <AudioAnalyzeFFT1024::update()+0xc2>
		copy_to_fft_buffer(buffer+0x100, blocklist[1]->data);
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
		copy_to_fft_buffer(buffer+0x500, blocklist[5]->data);
		copy_to_fft_buffer(buffer+0x600, blocklist[6]->data);
    10f6:	f8d5 7434 	ldr.w	r7, [r5, #1076]	; 0x434
    10fa:	f241 0238 	movw	r2, #4152	; 0x1038
    10fe:	1d3b      	adds	r3, r7, #4
    1100:	442a      	add	r2, r5
    1102:	f507 7782 	add.w	r7, r7, #260	; 0x104
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    1106:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    110a:	429f      	cmp	r7, r3
		*dst++ = *src++;  // real sample plus a zero for imaginary
    110c:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    1110:	d1f9      	bne.n	1106 <AudioAnalyzeFFT1024::update()+0xde>
    1112:	f241 2238 	movw	r2, #4664	; 0x1238
		copy_to_fft_buffer(buffer+0x200, blocklist[2]->data);
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
		copy_to_fft_buffer(buffer+0x500, blocklist[5]->data);
		copy_to_fft_buffer(buffer+0x600, blocklist[6]->data);
		copy_to_fft_buffer(buffer+0x700, blocklist[7]->data);
    1116:	1d03      	adds	r3, r0, #4
    1118:	f500 7082 	add.w	r0, r0, #260	; 0x104
    111c:	442a      	add	r2, r5
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
		*dst++ = *src++;  // real sample plus a zero for imaginary
    111e:	f833 6b02 	ldrh.w	r6, [r3], #2
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    1122:	4283      	cmp	r3, r0
		*dst++ = *src++;  // real sample plus a zero for imaginary
    1124:	f842 6f04 	str.w	r6, [r2, #4]!
static void copy_to_fft_buffer(void *destination, const void *source)
{
	const uint16_t *src = (const uint16_t *)source;
	uint32_t *dst = (uint32_t *)destination;

	for (int i=0; i < AUDIO_BLOCK_SAMPLES; i++) {
    1128:	d1f9      	bne.n	111e <AudioAnalyzeFFT1024::update()+0xf6>
		copy_to_fft_buffer(buffer+0x300, blocklist[3]->data);
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
		copy_to_fft_buffer(buffer+0x500, blocklist[5]->data);
		copy_to_fft_buffer(buffer+0x600, blocklist[6]->data);
		copy_to_fft_buffer(buffer+0x700, blocklist[7]->data);
		if (window) apply_window_to_fft_buffer(buffer, window);
    112a:	f8d5 0418 	ldr.w	r0, [r5, #1048]	; 0x418
    112e:	b180      	cbz	r0, 1152 <AudioAnalyzeFFT1024::update()+0x12a>
    1130:	f505 6288 	add.w	r2, r5, #1088	; 0x440
    1134:	f500 6700 	add.w	r7, r0, #2048	; 0x800
{
	int16_t *buf = (int16_t *)buffer;
	const int16_t *win = (int16_t *)window;;

	for (int i=0; i < 1024; i++) {
		int32_t val = *buf * *win++;
    1138:	f932 3c04 	ldrsh.w	r3, [r2, #-4]
    113c:	3204      	adds	r2, #4
    113e:	f930 6b02 	ldrsh.w	r6, [r0], #2
		//*buf = signed_saturate_rshift(val, 16, 15);
		*buf = val >> 15;
    1142:	fb03 f306 	mul.w	r3, r3, r6
static void apply_window_to_fft_buffer(void *buffer, const void *window)
{
	int16_t *buf = (int16_t *)buffer;
	const int16_t *win = (int16_t *)window;;

	for (int i=0; i < 1024; i++) {
    1146:	4287      	cmp	r7, r0
		int32_t val = *buf * *win++;
		//*buf = signed_saturate_rshift(val, 16, 15);
		*buf = val >> 15;
    1148:	ea4f 33e3 	mov.w	r3, r3, asr #15
    114c:	f822 3c08 	strh.w	r3, [r2, #-8]
static void apply_window_to_fft_buffer(void *buffer, const void *window)
{
	int16_t *buf = (int16_t *)buffer;
	const int16_t *win = (int16_t *)window;;

	for (int i=0; i < 1024; i++) {
    1150:	d1f2      	bne.n	1138 <AudioAnalyzeFFT1024::update()+0x110>
		copy_to_fft_buffer(buffer+0x400, blocklist[4]->data);
		copy_to_fft_buffer(buffer+0x500, blocklist[5]->data);
		copy_to_fft_buffer(buffer+0x600, blocklist[6]->data);
		copy_to_fft_buffer(buffer+0x700, blocklist[7]->data);
		if (window) apply_window_to_fft_buffer(buffer, window);
		arm_cfft_radix4_q15(&fft_inst, buffer);
    1152:	f241 4044 	movw	r0, #5188	; 0x1444
    1156:	f205 4716 	addw	r7, r5, #1046	; 0x416
    115a:	4e3a      	ldr	r6, [pc, #232]	; (1244 <AudioAnalyzeFFT1024::update()+0x21c>)
    115c:	4428      	add	r0, r5
    115e:	f004 fbc7 	bl	58f0 <arm_cfft_radix4_q15>
    1162:	f105 0016 	add.w	r0, r5, #22
		// TODO: support averaging multiple copies
		for (int i=0; i < 512; i++) {
			uint32_t tmp = *((uint32_t *)buffer + i); // real & imag
    1166:	f854 1f04 	ldr.w	r1, [r4, #4]!
// computes ((a[15:0] * b[15:0]) + (a[31:16] * b[31:16]))
static inline int32_t multiply_16tx16t_add_16bx16b(uint32_t a, uint32_t b) __attribute__((always_inline, unused));
static inline int32_t multiply_16tx16t_add_16bx16b(uint32_t a, uint32_t b)
{
	int32_t out;
	asm volatile("smuad %0, %1, %2" : "=r" (out) : "r" (a), "r" (b));
    116a:	fb21 f101 	smuad	r1, r1, r1
}

inline uint32_t sqrt_uint32_approx(uint32_t in) __attribute__((always_inline,unused));
inline uint32_t sqrt_uint32_approx(uint32_t in)
{
	uint32_t n = sqrt_integer_guess_table[__builtin_clz(in)];
    116e:	fab1 f381 	clz	r3, r1
    1172:	f836 2013 	ldrh.w	r2, [r6, r3, lsl #1]
	n = ((in / n) + n) / 2;
    1176:	fbb1 f3f2 	udiv	r3, r1, r2
    117a:	441a      	add	r2, r3
    117c:	0853      	lsrs	r3, r2, #1
	n = ((in / n) + n) / 2;
    117e:	fbb1 f1f3 	udiv	r1, r1, r3
    1182:	440b      	add	r3, r1
			uint32_t magsq = multiply_16tx16t_add_16bx16b(tmp, tmp);
			output[i] = sqrt_uint32_approx(magsq);
    1184:	085b      	lsrs	r3, r3, #1
    1186:	f820 3f02 	strh.w	r3, [r0, #2]!
		copy_to_fft_buffer(buffer+0x600, blocklist[6]->data);
		copy_to_fft_buffer(buffer+0x700, blocklist[7]->data);
		if (window) apply_window_to_fft_buffer(buffer, window);
		arm_cfft_radix4_q15(&fft_inst, buffer);
		// TODO: support averaging multiple copies
		for (int i=0; i < 512; i++) {
    118a:	42b8      	cmp	r0, r7
    118c:	d1eb      	bne.n	1166 <AudioAnalyzeFFT1024::update()+0x13e>
			uint32_t tmp = *((uint32_t *)buffer + i); // real & imag
			uint32_t magsq = multiply_16tx16t_add_16bx16b(tmp, tmp);
			output[i] = sqrt_uint32_approx(magsq);
		}
		outputflag = true;
    118e:	f241 433d 	movw	r3, #5181	; 0x143d
    1192:	2201      	movs	r2, #1
		release(blocklist[0]);
    1194:	f8d5 041c 	ldr.w	r0, [r5, #1052]	; 0x41c
		for (int i=0; i < 512; i++) {
			uint32_t tmp = *((uint32_t *)buffer + i); // real & imag
			uint32_t magsq = multiply_16tx16t_add_16bx16b(tmp, tmp);
			output[i] = sqrt_uint32_approx(magsq);
		}
		outputflag = true;
    1198:	54ea      	strb	r2, [r5, r3]
		release(blocklist[0]);
    119a:	f003 fddd 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		release(blocklist[1]);
    119e:	f8d5 0420 	ldr.w	r0, [r5, #1056]	; 0x420
    11a2:	f003 fdd9 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		release(blocklist[2]);
    11a6:	f8d5 0424 	ldr.w	r0, [r5, #1060]	; 0x424
    11aa:	f003 fdd5 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		release(blocklist[3]);
    11ae:	f8d5 0428 	ldr.w	r0, [r5, #1064]	; 0x428
    11b2:	f003 fdd1 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		blocklist[0] = blocklist[4];
    11b6:	f8d5 642c 	ldr.w	r6, [r5, #1068]	; 0x42c
		blocklist[1] = blocklist[5];
    11ba:	f8d5 4430 	ldr.w	r4, [r5, #1072]	; 0x430
		blocklist[2] = blocklist[6];
		blocklist[3] = blocklist[7];
		state = 4;
    11be:	f241 433c 	movw	r3, #5180	; 0x143c
		release(blocklist[1]);
		release(blocklist[2]);
		release(blocklist[3]);
		blocklist[0] = blocklist[4];
		blocklist[1] = blocklist[5];
		blocklist[2] = blocklist[6];
    11c2:	f8d5 0434 	ldr.w	r0, [r5, #1076]	; 0x434
		blocklist[3] = blocklist[7];
		state = 4;
    11c6:	2204      	movs	r2, #4
		release(blocklist[2]);
		release(blocklist[3]);
		blocklist[0] = blocklist[4];
		blocklist[1] = blocklist[5];
		blocklist[2] = blocklist[6];
		blocklist[3] = blocklist[7];
    11c8:	f8d5 1438 	ldr.w	r1, [r5, #1080]	; 0x438
		outputflag = true;
		release(blocklist[0]);
		release(blocklist[1]);
		release(blocklist[2]);
		release(blocklist[3]);
		blocklist[0] = blocklist[4];
    11cc:	f8c5 641c 	str.w	r6, [r5, #1052]	; 0x41c
		blocklist[1] = blocklist[5];
    11d0:	f8c5 4420 	str.w	r4, [r5, #1056]	; 0x420
		blocklist[2] = blocklist[6];
    11d4:	f8c5 0424 	str.w	r0, [r5, #1060]	; 0x424
		blocklist[3] = blocklist[7];
    11d8:	f8c5 1428 	str.w	r1, [r5, #1064]	; 0x428
		state = 4;
    11dc:	54ea      	strb	r2, [r5, r3]
    11de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

#if defined(__ARM_ARCH_7EM__)
	switch (state) {
	case 0:
		blocklist[0] = block;
		state = 1;
    11e0:	f241 433c 	movw	r3, #5180	; 0x143c
    11e4:	2201      	movs	r2, #1
	if (!block) return;

#if defined(__ARM_ARCH_7EM__)
	switch (state) {
	case 0:
		blocklist[0] = block;
    11e6:	f8c5 041c 	str.w	r0, [r5, #1052]	; 0x41c
		state = 1;
    11ea:	54ea      	strb	r2, [r5, r3]
		break;
    11ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 1:
		blocklist[1] = block;
		state = 2;
    11ee:	f241 433c 	movw	r3, #5180	; 0x143c
    11f2:	2202      	movs	r2, #2
	case 0:
		blocklist[0] = block;
		state = 1;
		break;
	case 1:
		blocklist[1] = block;
    11f4:	f8c5 0420 	str.w	r0, [r5, #1056]	; 0x420
		state = 2;
    11f8:	54ea      	strb	r2, [r5, r3]
		break;
    11fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 2:
		blocklist[2] = block;
		state = 3;
    11fc:	f241 433c 	movw	r3, #5180	; 0x143c
    1200:	2203      	movs	r2, #3
	case 1:
		blocklist[1] = block;
		state = 2;
		break;
	case 2:
		blocklist[2] = block;
    1202:	f8c5 0424 	str.w	r0, [r5, #1060]	; 0x424
		state = 3;
    1206:	54ea      	strb	r2, [r5, r3]
		break;
    1208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 3:
		blocklist[3] = block;
		state = 4;
    120a:	f241 433c 	movw	r3, #5180	; 0x143c
    120e:	2204      	movs	r2, #4
	case 2:
		blocklist[2] = block;
		state = 3;
		break;
	case 3:
		blocklist[3] = block;
    1210:	f8c5 0428 	str.w	r0, [r5, #1064]	; 0x428
		state = 4;
    1214:	54ea      	strb	r2, [r5, r3]
		break;
    1216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 4:
		blocklist[4] = block;
		state = 5;
    1218:	f241 433c 	movw	r3, #5180	; 0x143c
    121c:	2205      	movs	r2, #5
	case 3:
		blocklist[3] = block;
		state = 4;
		break;
	case 4:
		blocklist[4] = block;
    121e:	f8c5 042c 	str.w	r0, [r5, #1068]	; 0x42c
		state = 5;
    1222:	54ea      	strb	r2, [r5, r3]
		break;
    1224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 5:
		blocklist[5] = block;
		state = 6;
    1226:	f241 433c 	movw	r3, #5180	; 0x143c
    122a:	2206      	movs	r2, #6
	case 4:
		blocklist[4] = block;
		state = 5;
		break;
	case 5:
		blocklist[5] = block;
    122c:	f8c5 0430 	str.w	r0, [r5, #1072]	; 0x430
		state = 6;
    1230:	54ea      	strb	r2, [r5, r3]
		break;
    1232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	case 6:
		blocklist[6] = block;
		state = 7;
    1234:	f241 433c 	movw	r3, #5180	; 0x143c
    1238:	2207      	movs	r2, #7
	case 5:
		blocklist[5] = block;
		state = 6;
		break;
	case 6:
		blocklist[6] = block;
    123a:	f8c5 0434 	str.w	r0, [r5, #1076]	; 0x434
		state = 7;
    123e:	54ea      	strb	r2, [r5, r3]
		break;
    1240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1242:	bf00      	nop
    1244:	20000918 	.word	0x20000918

00001248 <AudioAnalyzePeak::update()>:

#include <Arduino.h>
#include "analyze_peak.h"

void AudioAnalyzePeak::update(void)
{
    1248:	b570      	push	{r4, r5, r6, lr}
	audio_block_t *block;
	const int16_t *p, *end;
	int32_t min, max;

	block = receiveReadOnly();
    124a:	2100      	movs	r1, #0

#include <Arduino.h>
#include "analyze_peak.h"

void AudioAnalyzePeak::update(void)
{
    124c:	4606      	mov	r6, r0
	audio_block_t *block;
	const int16_t *p, *end;
	int32_t min, max;

	block = receiveReadOnly();
    124e:	f003 fdc7 	bl	4de0 <AudioStream::receiveReadOnly(unsigned int)>
	if (!block) {
    1252:	b1c0      	cbz	r0, 1286 <AudioAnalyzePeak::update()+0x3e>
		return;
	}
	p = block->data;
    1254:	1d03      	adds	r3, r0, #4
	end = p + AUDIO_BLOCK_SAMPLES;
    1256:	f500 7582 	add.w	r5, r0, #260	; 0x104
	min = min_sample;
    125a:	f9b6 401e 	ldrsh.w	r4, [r6, #30]
	max = max_sample;
    125e:	f9b6 1020 	ldrsh.w	r1, [r6, #32]
	do {
		int16_t d=*p++;
		// TODO: can we speed this up with SSUB16 and SEL
		// http://www.m4-unleashed.com/parallel-comparison/
		if (d<min) min=d;
    1262:	f933 2b02 	ldrsh.w	r2, [r3], #2
    1266:	4294      	cmp	r4, r2
    1268:	bfa8      	it	ge
    126a:	4614      	movge	r4, r2
    126c:	4291      	cmp	r1, r2
    126e:	bfb8      	it	lt
    1270:	4611      	movlt	r1, r2
		if (d>max) max=d;
	} while (p < end);
    1272:	429d      	cmp	r5, r3
    1274:	d8f5      	bhi.n	1262 <AudioAnalyzePeak::update()+0x1a>
	min_sample = min;
	max_sample = max;
	new_output = true;
    1276:	2301      	movs	r3, #1
		// TODO: can we speed this up with SSUB16 and SEL
		// http://www.m4-unleashed.com/parallel-comparison/
		if (d<min) min=d;
		if (d>max) max=d;
	} while (p < end);
	min_sample = min;
    1278:	83f4      	strh	r4, [r6, #30]
	max_sample = max;
    127a:	8431      	strh	r1, [r6, #32]
	new_output = true;
    127c:	7733      	strb	r3, [r6, #28]
	release(block);
}
    127e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if (d>max) max=d;
	} while (p < end);
	min_sample = min;
	max_sample = max;
	new_output = true;
	release(block);
    1282:	f003 bd69 	b.w	4d58 <AudioStream::release(audio_block_struct*)>
    1286:	bd70      	pop	{r4, r5, r6, pc}

00001288 <DMAChannel::~DMAChannel()>:
	}
	DMAChannel & operator = (const DMASetting &rhs) {
		copy_tcd(TCD, rhs.TCD);
		return *this;
	}
	~DMAChannel() {
    1288:	b510      	push	{r4, lr}
    128a:	4604      	mov	r4, r0
		release();
    128c:	f003 fe96 	bl	4fbc <DMAChannel::release()>
	}
    1290:	4620      	mov	r0, r4
    1292:	bd10      	pop	{r4, pc}

00001294 <_GLOBAL__sub_I__ZN21AsyncAudioInputSPDIF314resetResamplerE>:
volatile int32_t AsyncAudioInputSPDIF3::buffer_offset = 0;	// read by resample/ written in spdif input isr -> copied at the beginning of 'resmaple' protected by __disable_irq() in resample
int32_t AsyncAudioInputSPDIF3::resample_offset = 0; // read/written by resample/ read in spdif input isr -> no protection needed?

volatile bool AsyncAudioInputSPDIF3::lockChanged=false;
volatile bool AsyncAudioInputSPDIF3::locked=false;
DMAChannel AsyncAudioInputSPDIF3::dma(false);
    1294:	4a02      	ldr	r2, [pc, #8]	; (12a0 <_GLOBAL__sub_I__ZN21AsyncAudioInputSPDIF314resetResamplerE+0xc>)
    1296:	4903      	ldr	r1, [pc, #12]	; (12a4 <_GLOBAL__sub_I__ZN21AsyncAudioInputSPDIF314resetResamplerE+0x10>)
    1298:	4803      	ldr	r0, [pc, #12]	; (12a8 <_GLOBAL__sub_I__ZN21AsyncAudioInputSPDIF314resetResamplerE+0x14>)
    129a:	f004 bbcd 	b.w	5a38 <__aeabi_atexit>
    129e:	bf00      	nop
    12a0:	20004504 	.word	0x20004504
    12a4:	00001289 	.word	0x00001289
    12a8:	200067c0 	.word	0x200067c0

000012ac <AudioControlSGTL5000::disable()>:
	void setAddress(uint8_t level);
	bool enable(void);
	bool disable(void) { return false; }
    12ac:	2000      	movs	r0, #0
    12ae:	4770      	bx	lr

000012b0 <AudioControlSGTL5000::inputLevel(float)>:
	bool volume(float n) { return volumeInteger(n * 129 + 0.499); }
	bool inputLevel(float n) {return false;}
    12b0:	2000      	movs	r0, #0
    12b2:	4770      	bx	lr

000012b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>:
	val |= Wire.read();
	return val;
}

bool AudioControlSGTL5000::write(unsigned int reg, unsigned int val)
{
    12b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	void setClock(uint32_t frequency);
	void setSDA(uint8_t pin);
	void setSCL(uint8_t pin); 
	void beginTransmission(uint8_t address) {
		txBuffer[0] = (address << 1);
		transmitting = 1;
    12b6:	2501      	movs	r5, #1
	void end();
	void setClock(uint32_t frequency);
	void setSDA(uint8_t pin);
	void setSCL(uint8_t pin); 
	void beginTransmission(uint8_t address) {
		txBuffer[0] = (address << 1);
    12b8:	7a03      	ldrb	r3, [r0, #8]
    12ba:	4c14      	ldr	r4, [pc, #80]	; (130c <AudioControlSGTL5000::write(unsigned int, unsigned int)+0x58>)
	if (reg == CHIP_ANA_CTRL) ana_ctrl = val;
    12bc:	2924      	cmp	r1, #36	; 0x24
    12be:	fa03 f305 	lsl.w	r3, r3, r5
	val |= Wire.read();
	return val;
}

bool AudioControlSGTL5000::write(unsigned int reg, unsigned int val)
{
    12c2:	460e      	mov	r6, r1
	if (reg == CHIP_ANA_CTRL) ana_ctrl = val;
    12c4:	bf08      	it	eq
    12c6:	80c2      	strheq	r2, [r0, #6]
	val |= Wire.read();
	return val;
}

bool AudioControlSGTL5000::write(unsigned int reg, unsigned int val)
{
    12c8:	4617      	mov	r7, r2
	}
	size_t write(long n) {
		return write((uint8_t)n);
	}
	size_t write(unsigned int n) {
		return write((uint8_t)n);
    12ca:	f3c1 2107 	ubfx	r1, r1, #8, #8
    12ce:	4620      	mov	r0, r4
	void end();
	void setClock(uint32_t frequency);
	void setSDA(uint8_t pin);
	void setSCL(uint8_t pin); 
	void beginTransmission(uint8_t address) {
		txBuffer[0] = (address << 1);
    12d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		transmitting = 1;
    12d4:	f884 5060 	strb.w	r5, [r4, #96]	; 0x60
		txBufferLength = 1;
    12d8:	f884 505f 	strb.w	r5, [r4, #95]	; 0x5f
	}
	size_t write(long n) {
		return write((uint8_t)n);
	}
	size_t write(unsigned int n) {
		return write((uint8_t)n);
    12dc:	f001 fd32 	bl	2d44 <TwoWire::write(unsigned char)>
    12e0:	b2f1      	uxtb	r1, r6
    12e2:	4620      	mov	r0, r4
    12e4:	f001 fd2e 	bl	2d44 <TwoWire::write(unsigned char)>
    12e8:	f3c7 2107 	ubfx	r1, r7, #8, #8
    12ec:	4620      	mov	r0, r4
    12ee:	f001 fd29 	bl	2d44 <TwoWire::write(unsigned char)>
    12f2:	4620      	mov	r0, r4
    12f4:	b2f9      	uxtb	r1, r7
    12f6:	f001 fd25 	bl	2d44 <TwoWire::write(unsigned char)>
	void beginTransmission(int address) {
		beginTransmission((uint8_t)address);
	}
	uint8_t endTransmission(uint8_t sendStop);
	uint8_t endTransmission(void) {
		return endTransmission(1);
    12fa:	4629      	mov	r1, r5
    12fc:	4620      	mov	r0, r4
    12fe:	f001 fe6b 	bl	2fd8 <TwoWire::endTransmission(unsigned char)>
	Wire.write(reg);
	Wire.write(val >> 8);
	Wire.write(val);
	if (Wire.endTransmission() == 0) return true;
	return false;
}
    1302:	fab0 f080 	clz	r0, r0
    1306:	0940      	lsrs	r0, r0, #5
    1308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    130a:	bf00      	nop
    130c:	20004560 	.word	0x20004560

00001310 <AudioControlSGTL5000::lineInLevel(unsigned char, unsigned char)>:
// 15: 0.24 Volts p-p
bool AudioControlSGTL5000::lineInLevel(uint8_t left, uint8_t right)
{
	if (left > 15) left = 15;
	if (right > 15) right = 15;
	return write(CHIP_ANA_ADC_CTRL, (left << 4) | right);
    1310:	290f      	cmp	r1, #15
    1312:	460b      	mov	r3, r1
    1314:	f04f 0120 	mov.w	r1, #32
    1318:	bf28      	it	cs
    131a:	230f      	movcs	r3, #15
    131c:	2a0f      	cmp	r2, #15
    131e:	bf28      	it	cs
    1320:	220f      	movcs	r2, #15
    1322:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    1326:	f7ff bfc5 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
    132a:	bf00      	nop

0000132c <AudioControlSGTL5000::enable()>:
		i2c_addr = SGTL5000_I2C_ADDR_CS_HIGH;
	}
}

bool AudioControlSGTL5000::enable(void)
{
    132c:	b570      	push	{r4, r5, r6, lr}
    132e:	4604      	mov	r4, r0
	muted = true;
    1330:	2601      	movs	r6, #1
	Wire.begin();
    1332:	4835      	ldr	r0, [pc, #212]	; (1408 <AudioControlSGTL5000::enable()+0xdc>)
	}
}

bool AudioControlSGTL5000::enable(void)
{
	muted = true;
    1334:	7126      	strb	r6, [r4, #4]
	Wire.begin();
    1336:	f001 fd3b 	bl	2db0 <TwoWire::begin()>
	delay(5);
    133a:	2005      	movs	r0, #5
    133c:	f002 f996 	bl	366c <delay>
	//Serial.print("chip ID = ");
	//delay(5);
	//unsigned int n = read(CHIP_ID);
	//Serial.println(n, HEX);

	int r = write(CHIP_ANA_POWER, 0x4060);  // VDDD is externally driven with 1.8V
    1340:	4620      	mov	r0, r4
    1342:	f244 0260 	movw	r2, #16480	; 0x4060
    1346:	2130      	movs	r1, #48	; 0x30
    1348:	f7ff ffb4 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	if (!r) return false;
    134c:	4605      	mov	r5, r0
    134e:	2800      	cmp	r0, #0
    1350:	d057      	beq.n	1402 <AudioControlSGTL5000::enable()+0xd6>
	write(CHIP_LINREG_CTRL, 0x006C);  // VDDA & VDDIO both over 3.1V
    1352:	226c      	movs	r2, #108	; 0x6c
    1354:	2126      	movs	r1, #38	; 0x26
    1356:	4620      	mov	r0, r4
    1358:	f7ff ffac 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_REF_CTRL, 0x01F2); // VAG=1.575, normal ramp, +12.5% bias current
    135c:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
    1360:	2128      	movs	r1, #40	; 0x28
    1362:	4620      	mov	r0, r4
    1364:	f7ff ffa6 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_LINE_OUT_CTRL, 0x0F22); // LO_VAGCNTRL=1.65V, OUT_CURRENT=0.54mA
    1368:	f640 7222 	movw	r2, #3874	; 0xf22
    136c:	212c      	movs	r1, #44	; 0x2c
    136e:	4620      	mov	r0, r4
    1370:	f7ff ffa0 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_SHORT_CTRL, 0x4446);  // allow up to 125mA
    1374:	f244 4246 	movw	r2, #17478	; 0x4446
    1378:	213c      	movs	r1, #60	; 0x3c
    137a:	4620      	mov	r0, r4
    137c:	f7ff ff9a 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_ANA_CTRL, 0x0137);  // enable zero cross detectors
    1380:	f240 1237 	movw	r2, #311	; 0x137
    1384:	2124      	movs	r1, #36	; 0x24
    1386:	4620      	mov	r0, r4
    1388:	f7ff ff94 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_ANA_POWER, 0x40FF); // power up: lineout, hp, adc, dac
    138c:	f244 02ff 	movw	r2, #16639	; 0x40ff
    1390:	2130      	movs	r1, #48	; 0x30
    1392:	4620      	mov	r0, r4
    1394:	f7ff ff8e 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_DIG_POWER, 0x0073); // power up all digital stuff
    1398:	2273      	movs	r2, #115	; 0x73
    139a:	2102      	movs	r1, #2
    139c:	4620      	mov	r0, r4
    139e:	f7ff ff89 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	delay(400);
    13a2:	f44f 70c8 	mov.w	r0, #400	; 0x190
    13a6:	f002 f961 	bl	366c <delay>
	write(CHIP_LINE_OUT_VOL, 0x1D1D); // default approx 1.3 volts peak-to-peak
    13aa:	f641 521d 	movw	r2, #7453	; 0x1d1d
    13ae:	212e      	movs	r1, #46	; 0x2e
    13b0:	4620      	mov	r0, r4
    13b2:	f7ff ff7f 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_CLK_CTRL, 0x0004);  // 44.1 kHz, 256*Fs
    13b6:	2204      	movs	r2, #4
    13b8:	4620      	mov	r0, r4
    13ba:	4611      	mov	r1, r2
    13bc:	f7ff ff7a 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_I2S_CTRL, 0x0030); // SCLK=64*Fs, 16bit, I2S format
    13c0:	2230      	movs	r2, #48	; 0x30
    13c2:	2106      	movs	r1, #6
    13c4:	4620      	mov	r0, r4
    13c6:	f7ff ff75 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	// default signal routing is ok?
	write(CHIP_SSS_CTRL, 0x0010); // ADC->I2S, I2S->DAC
    13ca:	2210      	movs	r2, #16
    13cc:	210a      	movs	r1, #10
    13ce:	4620      	mov	r0, r4
    13d0:	f7ff ff70 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_ADCDAC_CTRL, 0x0000); // disable dac mute
    13d4:	2200      	movs	r2, #0
    13d6:	210e      	movs	r1, #14
    13d8:	4620      	mov	r0, r4
    13da:	f7ff ff6b 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_DAC_VOL, 0x3C3C); // digital gain, 0dB
    13de:	f643 423c 	movw	r2, #15420	; 0x3c3c
    13e2:	2110      	movs	r1, #16
    13e4:	4620      	mov	r0, r4
    13e6:	f7ff ff65 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_ANA_HP_CTRL, 0x7F7F); // set volume (lowest level)
    13ea:	f647 727f 	movw	r2, #32639	; 0x7f7f
    13ee:	2122      	movs	r1, #34	; 0x22
    13f0:	4620      	mov	r0, r4
    13f2:	f7ff ff5f 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	write(CHIP_ANA_CTRL, 0x0036);  // enable zero cross detectors
    13f6:	2236      	movs	r2, #54	; 0x36
    13f8:	2124      	movs	r1, #36	; 0x24
    13fa:	4620      	mov	r0, r4
    13fc:	f7ff ff5a 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	//mute = false;
	semi_automated = true;
    1400:	7266      	strb	r6, [r4, #9]
	return true;
}
    1402:	4628      	mov	r0, r5
    1404:	bd70      	pop	{r4, r5, r6, pc}
    1406:	bf00      	nop
    1408:	20004560 	.word	0x20004560

0000140c <AudioControlSGTL5000::inputSelect(int)>:
	bool muteHeadphone(void) { return write(0x0024, ana_ctrl | (1<<4)); }
	bool unmuteHeadphone(void) { return write(0x0024, ana_ctrl & ~(1<<4)); }
	bool muteLineout(void) { return write(0x0024, ana_ctrl | (1<<8)); }
	bool unmuteLineout(void) { return write(0x0024, ana_ctrl & ~(1<<8)); }
	bool inputSelect(int n) {
    140c:	b510      	push	{r4, lr}
    140e:	4604      	mov	r4, r0
		if (n == AUDIO_INPUT_LINEIN) {
    1410:	b119      	cbz	r1, 141a <AudioControlSGTL5000::inputSelect(int)+0xe>
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
		} else if (n == AUDIO_INPUT_MIC) {
    1412:	2901      	cmp	r1, #1
    1414:	d011      	beq.n	143a <AudioControlSGTL5000::inputSelect(int)+0x2e>
			 && write(0x0020, 0x088)     // input gain +12dB (is this enough?)
			 && write(0x0024, ana_ctrl & ~(1<<2)); // enable mic
		} else {
			return false;
		}
	}
    1416:	2000      	movs	r0, #0
    1418:	bd10      	pop	{r4, pc}
	bool unmuteHeadphone(void) { return write(0x0024, ana_ctrl & ~(1<<4)); }
	bool muteLineout(void) { return write(0x0024, ana_ctrl | (1<<8)); }
	bool unmuteLineout(void) { return write(0x0024, ana_ctrl & ~(1<<8)); }
	bool inputSelect(int n) {
		if (n == AUDIO_INPUT_LINEIN) {
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
    141a:	2255      	movs	r2, #85	; 0x55
    141c:	2120      	movs	r1, #32
    141e:	f7ff ff49 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
    1422:	2800      	cmp	r0, #0
    1424:	d0f7      	beq.n	1416 <AudioControlSGTL5000::inputSelect(int)+0xa>
    1426:	88e2      	ldrh	r2, [r4, #6]
    1428:	4620      	mov	r0, r4
    142a:	2124      	movs	r1, #36	; 0x24
    142c:	f042 0204 	orr.w	r2, r2, #4
			 && write(0x0020, 0x088)     // input gain +12dB (is this enough?)
			 && write(0x0024, ana_ctrl & ~(1<<2)); // enable mic
		} else {
			return false;
		}
	}
    1430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bool muteLineout(void) { return write(0x0024, ana_ctrl | (1<<8)); }
	bool unmuteLineout(void) { return write(0x0024, ana_ctrl & ~(1<<8)); }
	bool inputSelect(int n) {
		if (n == AUDIO_INPUT_LINEIN) {
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
    1434:	b292      	uxth	r2, r2
    1436:	f7ff bf3d 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
		} else if (n == AUDIO_INPUT_MIC) {
			return write(0x002A, 0x0173) // mic preamp gain = +40dB
    143a:	f240 1273 	movw	r2, #371	; 0x173
    143e:	212a      	movs	r1, #42	; 0x2a
    1440:	f7ff ff38 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
			 && write(0x0020, 0x088)     // input gain +12dB (is this enough?)
			 && write(0x0024, ana_ctrl & ~(1<<2)); // enable mic
    1444:	2800      	cmp	r0, #0
    1446:	d0e6      	beq.n	1416 <AudioControlSGTL5000::inputSelect(int)+0xa>
		if (n == AUDIO_INPUT_LINEIN) {
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
		} else if (n == AUDIO_INPUT_MIC) {
			return write(0x002A, 0x0173) // mic preamp gain = +40dB
			 && write(0x0020, 0x088)     // input gain +12dB (is this enough?)
    1448:	2288      	movs	r2, #136	; 0x88
    144a:	2120      	movs	r1, #32
    144c:	4620      	mov	r0, r4
    144e:	f7ff ff31 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
    1452:	2800      	cmp	r0, #0
    1454:	d0df      	beq.n	1416 <AudioControlSGTL5000::inputSelect(int)+0xa>
			 && write(0x0024, ana_ctrl & ~(1<<2)); // enable mic
    1456:	88e2      	ldrh	r2, [r4, #6]
    1458:	4620      	mov	r0, r4
    145a:	2124      	movs	r1, #36	; 0x24
    145c:	f022 0204 	bic.w	r2, r2, #4
		} else {
			return false;
		}
	}
    1460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			return write(0x0020, 0x055) // +7.5dB gain (1.3Vp-p full scale)
			 && write(0x0024, ana_ctrl | (1<<2)); // enable linein
		} else if (n == AUDIO_INPUT_MIC) {
			return write(0x002A, 0x0173) // mic preamp gain = +40dB
			 && write(0x0020, 0x088)     // input gain +12dB (is this enough?)
			 && write(0x0024, ana_ctrl & ~(1<<2)); // enable mic
    1464:	f7ff bf26 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>

00001468 <AudioControlSGTL5000::volumeInteger(unsigned int)>:
	if(!write(reg,val1)) return 0;
	return val1;
}

bool AudioControlSGTL5000::volumeInteger(unsigned int n)
{
    1468:	b538      	push	{r3, r4, r5, lr}
    146a:	4605      	mov	r5, r0
	if (n == 0) {
    146c:	b311      	cbz	r1, 14b4 <AudioControlSGTL5000::volumeInteger(unsigned int)+0x4c>
		muted = true;
		write(CHIP_ANA_HP_CTRL, 0x7F7F);
		return muteHeadphone();
	} else if (n > 0x80) {
    146e:	2980      	cmp	r1, #128	; 0x80
    1470:	d909      	bls.n	1486 <AudioControlSGTL5000::volumeInteger(unsigned int)+0x1e>
		n = 0;
	} else {
		n = 0x80 - n;
	}
	if (muted) {
    1472:	792b      	ldrb	r3, [r5, #4]
    1474:	2400      	movs	r4, #0
    1476:	b96b      	cbnz	r3, 1494 <AudioControlSGTL5000::volumeInteger(unsigned int)+0x2c>
		muted = false;
		unmuteHeadphone();
	}
	n = n | (n << 8);
	return write(CHIP_ANA_HP_CTRL, n);  // set volume
    1478:	4622      	mov	r2, r4
    147a:	4628      	mov	r0, r5
    147c:	2122      	movs	r1, #34	; 0x22
}
    147e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if (muted) {
		muted = false;
		unmuteHeadphone();
	}
	n = n | (n << 8);
	return write(CHIP_ANA_HP_CTRL, n);  // set volume
    1482:	f7ff bf17 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
		write(CHIP_ANA_HP_CTRL, 0x7F7F);
		return muteHeadphone();
	} else if (n > 0x80) {
		n = 0;
	} else {
		n = 0x80 - n;
    1486:	f1c1 0480 	rsb	r4, r1, #128	; 0x80
	}
	if (muted) {
    148a:	792b      	ldrb	r3, [r5, #4]
    148c:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
    1490:	2b00      	cmp	r3, #0
    1492:	d0f1      	beq.n	1478 <AudioControlSGTL5000::volumeInteger(unsigned int)+0x10>
	bool enable(void);
	bool disable(void) { return false; }
	bool volume(float n) { return volumeInteger(n * 129 + 0.499); }
	bool inputLevel(float n) {return false;}
	bool muteHeadphone(void) { return write(0x0024, ana_ctrl | (1<<4)); }
	bool unmuteHeadphone(void) { return write(0x0024, ana_ctrl & ~(1<<4)); }
    1494:	88ea      	ldrh	r2, [r5, #6]
		muted = false;
    1496:	2300      	movs	r3, #0
    1498:	2124      	movs	r1, #36	; 0x24
    149a:	4628      	mov	r0, r5
    149c:	f022 0210 	bic.w	r2, r2, #16
    14a0:	712b      	strb	r3, [r5, #4]
    14a2:	f7ff ff07 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
		unmuteHeadphone();
	}
	n = n | (n << 8);
	return write(CHIP_ANA_HP_CTRL, n);  // set volume
    14a6:	4622      	mov	r2, r4
    14a8:	4628      	mov	r0, r5
    14aa:	2122      	movs	r1, #34	; 0x22
}
    14ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if (muted) {
		muted = false;
		unmuteHeadphone();
	}
	n = n | (n << 8);
	return write(CHIP_ANA_HP_CTRL, n);  // set volume
    14b0:	f7ff bf00 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
}

bool AudioControlSGTL5000::volumeInteger(unsigned int n)
{
	if (n == 0) {
		muted = true;
    14b4:	2301      	movs	r3, #1
		write(CHIP_ANA_HP_CTRL, 0x7F7F);
    14b6:	f647 727f 	movw	r2, #32639	; 0x7f7f
    14ba:	2122      	movs	r1, #34	; 0x22
}

bool AudioControlSGTL5000::volumeInteger(unsigned int n)
{
	if (n == 0) {
		muted = true;
    14bc:	7103      	strb	r3, [r0, #4]
		write(CHIP_ANA_HP_CTRL, 0x7F7F);
    14be:	f7ff fef9 	bl	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
	void setAddress(uint8_t level);
	bool enable(void);
	bool disable(void) { return false; }
	bool volume(float n) { return volumeInteger(n * 129 + 0.499); }
	bool inputLevel(float n) {return false;}
	bool muteHeadphone(void) { return write(0x0024, ana_ctrl | (1<<4)); }
    14c2:	88ea      	ldrh	r2, [r5, #6]
    14c4:	4628      	mov	r0, r5
    14c6:	2124      	movs	r1, #36	; 0x24
    14c8:	f042 0210 	orr.w	r2, r2, #16
		muted = false;
		unmuteHeadphone();
	}
	n = n | (n << 8);
	return write(CHIP_ANA_HP_CTRL, n);  // set volume
}
    14cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    14d0:	b292      	uxth	r2, r2
    14d2:	f7ff beef 	b.w	12b4 <AudioControlSGTL5000::write(unsigned int, unsigned int)>
    14d6:	bf00      	nop

000014d8 <AudioControlSGTL5000::volume(float)>:
public:
	AudioControlSGTL5000(void) : i2c_addr(0x0A) { }
	void setAddress(uint8_t level);
	bool enable(void);
	bool disable(void) { return false; }
	bool volume(float n) { return volumeInteger(n * 129 + 0.499); }
    14d8:	eddf 7a09 	vldr	s15, [pc, #36]	; 1500 <AudioControlSGTL5000::volume(float)+0x28>
    14dc:	ee20 0a27 	vmul.f32	s0, s0, s15
    14e0:	ed9f 7b05 	vldr	d7, [pc, #20]	; 14f8 <AudioControlSGTL5000::volume(float)+0x20>
    14e4:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
    14e8:	ee30 0b07 	vadd.f64	d0, d0, d7
    14ec:	eefc 7bc0 	vcvt.u32.f64	s15, d0
    14f0:	ee17 1a90 	vmov	r1, s15
    14f4:	f7ff bfb8 	b.w	1468 <AudioControlSGTL5000::volumeInteger(unsigned int)>
    14f8:	b22d0e56 	.word	0xb22d0e56
    14fc:	3fdfef9d 	.word	0x3fdfef9d
    1500:	43010000 	.word	0x43010000

00001504 <_GLOBAL__sub_I__ZN16AudioInputAnalog3dmaE>:

extern "C" void xbar_connect(unsigned int input, unsigned int output);

#define FILTERLEN 15

DMAChannel AudioInputAnalog::dma(false);
    1504:	4a02      	ldr	r2, [pc, #8]	; (1510 <_GLOBAL__sub_I__ZN16AudioInputAnalog3dmaE+0xc>)
    1506:	4903      	ldr	r1, [pc, #12]	; (1514 <_GLOBAL__sub_I__ZN16AudioInputAnalog3dmaE+0x10>)
    1508:	4803      	ldr	r0, [pc, #12]	; (1518 <_GLOBAL__sub_I__ZN16AudioInputAnalog3dmaE+0x14>)
    150a:	f004 ba95 	b.w	5a38 <__aeabi_atexit>
    150e:	bf00      	nop
    1510:	20004504 	.word	0x20004504
    1514:	00001289 	.word	0x00001289
    1518:	200067c8 	.word	0x200067c8

0000151c <AudioInputI2S::isr()>:
	const int16_t *src, *end;
	int16_t *dest_left, *dest_right;
	audio_block_t *left, *right;

#if defined(KINETISK) || defined(__IMXRT1062__)
	daddr = (uint32_t)(dma.TCD->DADDR);
    151c:	4b24      	ldr	r3, [pc, #144]	; (15b0 <AudioInputI2S::isr()+0x94>)
	void detachInterrupt(void) {
		NVIC_DISABLE_IRQ(IRQ_DMA_CH0 + channel);
	}

	void clearInterrupt(void) {
		DMA_CINT = channel;
    151e:	4925      	ldr	r1, [pc, #148]	; (15b4 <AudioInputI2S::isr()+0x98>)
    1520:	681a      	ldr	r2, [r3, #0]
	dma.enable();
	dma.attachInterrupt(isr);
}

void AudioInputI2S::isr(void)
{
    1522:	b4f0      	push	{r4, r5, r6, r7}
	const int16_t *src, *end;
	int16_t *dest_left, *dest_right;
	audio_block_t *left, *right;

#if defined(KINETISK) || defined(__IMXRT1062__)
	daddr = (uint32_t)(dma.TCD->DADDR);
    1524:	6912      	ldr	r2, [r2, #16]
    1526:	7918      	ldrb	r0, [r3, #4]
	dma.clearInterrupt();
	//Serial.println("isr");

	if (daddr < (uint32_t)i2s_rx_buffer + sizeof(i2s_rx_buffer) / 2) {
    1528:	4b23      	ldr	r3, [pc, #140]	; (15b8 <AudioInputI2S::isr()+0x9c>)
    152a:	77c8      	strb	r0, [r1, #31]
    152c:	429a      	cmp	r2, r3
    152e:	d209      	bcs.n	1544 <AudioInputI2S::isr()+0x28>
		// DMA is receiving to the first half of the buffer
		// need to remove data from the second half
		src = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
		if (AudioInputI2S::update_responsibility) AudioStream::update_all();
    1530:	4a22      	ldr	r2, [pc, #136]	; (15bc <AudioInputI2S::isr()+0xa0>)
    1532:	7812      	ldrb	r2, [r2, #0]
    1534:	2a00      	cmp	r2, #0
    1536:	d037      	beq.n	15a8 <AudioInputI2S::isr()+0x8c>
	void transmit(audio_block_t *block, unsigned char index = 0);
	audio_block_t * receiveReadOnly(unsigned int index = 0);
	audio_block_t * receiveWritable(unsigned int index = 0);
	static bool update_setup(void);
	static void update_stop(void);
	static void update_all(void) { NVIC_SET_PENDING(IRQ_SOFTWARE); }
    1538:	4a21      	ldr	r2, [pc, #132]	; (15c0 <AudioInputI2S::isr()+0xa4>)
    153a:	2140      	movs	r1, #64	; 0x40

	if (daddr < (uint32_t)i2s_rx_buffer + sizeof(i2s_rx_buffer) / 2) {
		// DMA is receiving to the first half of the buffer
		// need to remove data from the second half
		src = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
    153c:	f503 7480 	add.w	r4, r3, #256	; 0x100
    1540:	6011      	str	r1, [r2, #0]
    1542:	e002      	b.n	154a <AudioInputI2S::isr()+0x2e>
		if (AudioInputI2S::update_responsibility) AudioStream::update_all();
	} else {
		// DMA is receiving to the second half of the buffer
		// need to remove data from the first half
		src = (int16_t *)&i2s_rx_buffer[0];
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
    1544:	461c      	mov	r4, r3
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
		if (AudioInputI2S::update_responsibility) AudioStream::update_all();
	} else {
		// DMA is receiving to the second half of the buffer
		// need to remove data from the first half
		src = (int16_t *)&i2s_rx_buffer[0];
    1546:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
	}
	left = AudioInputI2S::block_left;
    154a:	491e      	ldr	r1, [pc, #120]	; (15c4 <AudioInputI2S::isr()+0xa8>)
	right = AudioInputI2S::block_right;
    154c:	4a1e      	ldr	r2, [pc, #120]	; (15c8 <AudioInputI2S::isr()+0xac>)
		// DMA is receiving to the second half of the buffer
		// need to remove data from the first half
		src = (int16_t *)&i2s_rx_buffer[0];
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
	}
	left = AudioInputI2S::block_left;
    154e:	6809      	ldr	r1, [r1, #0]
	right = AudioInputI2S::block_right;
    1550:	6816      	ldr	r6, [r2, #0]
	if (left != NULL && right != NULL) {
    1552:	b339      	cbz	r1, 15a4 <AudioInputI2S::isr()+0x88>
    1554:	b336      	cbz	r6, 15a4 <AudioInputI2S::isr()+0x88>
		offset = AudioInputI2S::block_offset;
    1556:	4f1d      	ldr	r7, [pc, #116]	; (15cc <AudioInputI2S::isr()+0xb0>)
    1558:	883a      	ldrh	r2, [r7, #0]
		if (offset <= AUDIO_BLOCK_SAMPLES/2) {
    155a:	2a40      	cmp	r2, #64	; 0x40
    155c:	d822      	bhi.n	15a4 <AudioInputI2S::isr()+0x88>
			dest_left = &(left->data[offset]);
    155e:	0050      	lsls	r0, r2, #1
			dest_right = &(right->data[offset]);
			AudioInputI2S::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
    1560:	f102 0540 	add.w	r5, r2, #64	; 0x40
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1564:	f023 021f 	bic.w	r2, r3, #31
	left = AudioInputI2S::block_left;
	right = AudioInputI2S::block_right;
	if (left != NULL && right != NULL) {
		offset = AudioInputI2S::block_offset;
		if (offset <= AUDIO_BLOCK_SAMPLES/2) {
			dest_left = &(left->data[offset]);
    1568:	4401      	add	r1, r0
			dest_right = &(right->data[offset]);
    156a:	4430      	add	r0, r6
			AudioInputI2S::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
    156c:	803d      	strh	r5, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
    156e:	f503 7680 	add.w	r6, r3, #256	; 0x100
	left = AudioInputI2S::block_left;
	right = AudioInputI2S::block_right;
	if (left != NULL && right != NULL) {
		offset = AudioInputI2S::block_offset;
		if (offset <= AUDIO_BLOCK_SAMPLES/2) {
			dest_left = &(left->data[offset]);
    1572:	3104      	adds	r1, #4
			dest_right = &(right->data[offset]);
    1574:	3004      	adds	r0, #4
	asm volatile("": : :"memory");
	asm("dsb");
    1576:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    157a:	4d15      	ldr	r5, [pc, #84]	; (15d0 <AudioInputI2S::isr()+0xb4>)
    157c:	602a      	str	r2, [r5, #0]
		location += 32;
    157e:	3220      	adds	r2, #32
	} while (location < end_addr);
    1580:	4296      	cmp	r6, r2
    1582:	d8fb      	bhi.n	157c <AudioInputI2S::isr()+0x60>
	asm("dsb");
    1584:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1588:	f3bf 8f6f 	isb	sy
    158c:	1e8a      	subs	r2, r1, #2
    158e:	1e81      	subs	r1, r0, #2
			AudioInputI2S::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
			arm_dcache_delete((void*)src, sizeof(i2s_rx_buffer) / 2);
			do {
				*dest_left++ = *src++;
    1590:	f933 0b04 	ldrsh.w	r0, [r3], #4
    1594:	f822 0f02 	strh.w	r0, [r2, #2]!
				*dest_right++ = *src++;
			} while (src < end);
    1598:	429c      	cmp	r4, r3
			dest_right = &(right->data[offset]);
			AudioInputI2S::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
			arm_dcache_delete((void*)src, sizeof(i2s_rx_buffer) / 2);
			do {
				*dest_left++ = *src++;
				*dest_right++ = *src++;
    159a:	f933 0c02 	ldrsh.w	r0, [r3, #-2]
    159e:	f821 0f02 	strh.w	r0, [r1, #2]!
			} while (src < end);
    15a2:	d8f5      	bhi.n	1590 <AudioInputI2S::isr()+0x74>
		}
	}
#endif
}
    15a4:	bcf0      	pop	{r4, r5, r6, r7}
    15a6:	4770      	bx	lr

	if (daddr < (uint32_t)i2s_rx_buffer + sizeof(i2s_rx_buffer) / 2) {
		// DMA is receiving to the first half of the buffer
		// need to remove data from the second half
		src = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
		end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
    15a8:	f503 7480 	add.w	r4, r3, #256	; 0x100
    15ac:	e7cd      	b.n	154a <AudioInputI2S::isr()+0x2e>
    15ae:	bf00      	nop
    15b0:	200067d8 	.word	0x200067d8
    15b4:	400e8000 	.word	0x400e8000
    15b8:	20200b40 	.word	0x20200b40
    15bc:	200067d2 	.word	0x200067d2
    15c0:	e000e208 	.word	0xe000e208
    15c4:	200067e0 	.word	0x200067e0
    15c8:	200067d4 	.word	0x200067d4
    15cc:	200067d0 	.word	0x200067d0
    15d0:	e000ef5c 	.word	0xe000ef5c

000015d4 <AudioInputI2S::update()>:
}



void AudioInputI2S::update(void)
{
    15d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15d6:	4606      	mov	r6, r0
	audio_block_t *new_left=NULL, *new_right=NULL, *out_left=NULL, *out_right=NULL;

	// allocate 2 new blocks, but if one fails, allocate neither
	new_left = allocate();
    15d8:	f003 fb6a 	bl	4cb0 <AudioStream::allocate()>
	if (new_left != NULL) {
    15dc:	4604      	mov	r4, r0
    15de:	b1e8      	cbz	r0, 161c <AudioInputI2S::update()+0x48>
		new_right = allocate();
    15e0:	f003 fb66 	bl	4cb0 <AudioStream::allocate()>
		if (new_right == NULL) {
    15e4:	4605      	mov	r5, r0
    15e6:	2800      	cmp	r0, #0
    15e8:	d03a      	beq.n	1660 <AudioInputI2S::update()+0x8c>
			release(new_left);
			new_left = NULL;
		}
	}
	__disable_irq();
    15ea:	b672      	cpsid	i
	if (block_offset >= AUDIO_BLOCK_SAMPLES) {
    15ec:	4b1f      	ldr	r3, [pc, #124]	; (166c <AudioInputI2S::update()+0x98>)
    15ee:	881a      	ldrh	r2, [r3, #0]
    15f0:	2a7f      	cmp	r2, #127	; 0x7f
    15f2:	d819      	bhi.n	1628 <AudioInputI2S::update()+0x54>
		transmit(out_left, 0);
		release(out_left);
		transmit(out_right, 1);
		release(out_right);
		//Serial.print(".");
	} else if (new_left != NULL) {
    15f4:	2c00      	cmp	r4, #0
    15f6:	d031      	beq.n	165c <AudioInputI2S::update()+0x88>
		// the DMA didn't fill blocks, but we allocated blocks
		if (block_left == NULL) {
    15f8:	491d      	ldr	r1, [pc, #116]	; (1670 <AudioInputI2S::update()+0x9c>)
    15fa:	680a      	ldr	r2, [r1, #0]
    15fc:	b142      	cbz	r2, 1610 <AudioInputI2S::update()+0x3c>
			block_right = new_right;
			block_offset = 0;
			__enable_irq();
		} else {
			// the DMA already has blocks, doesn't need these
			__enable_irq();
    15fe:	b662      	cpsie	i
			release(new_left);
    1600:	4620      	mov	r0, r4
    1602:	f003 fba9 	bl	4d58 <AudioStream::release(audio_block_struct*)>
			release(new_right);
    1606:	4628      	mov	r0, r5
		// The DMA didn't fill blocks, and we could not allocate
		// memory... the system is likely starving for memory!
		// Sadly, there's nothing we can do.
		__enable_irq();
	}
}
    1608:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			__enable_irq();
		} else {
			// the DMA already has blocks, doesn't need these
			__enable_irq();
			release(new_left);
			release(new_right);
    160c:	f003 bba4 	b.w	4d58 <AudioStream::release(audio_block_struct*)>
		// the DMA didn't fill blocks, but we allocated blocks
		if (block_left == NULL) {
			// the DMA doesn't have any blocks to fill, so
			// give it the ones we just allocated
			block_left = new_left;
			block_right = new_right;
    1610:	4818      	ldr	r0, [pc, #96]	; (1674 <AudioInputI2S::update()+0xa0>)
	} else if (new_left != NULL) {
		// the DMA didn't fill blocks, but we allocated blocks
		if (block_left == NULL) {
			// the DMA doesn't have any blocks to fill, so
			// give it the ones we just allocated
			block_left = new_left;
    1612:	600c      	str	r4, [r1, #0]
			block_right = new_right;
			block_offset = 0;
    1614:	801a      	strh	r2, [r3, #0]
		// the DMA didn't fill blocks, but we allocated blocks
		if (block_left == NULL) {
			// the DMA doesn't have any blocks to fill, so
			// give it the ones we just allocated
			block_left = new_left;
			block_right = new_right;
    1616:	6005      	str	r5, [r0, #0]
			block_offset = 0;
			__enable_irq();
    1618:	b662      	cpsie	i
    161a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}



void AudioInputI2S::update(void)
{
	audio_block_t *new_left=NULL, *new_right=NULL, *out_left=NULL, *out_right=NULL;
    161c:	4605      	mov	r5, r0
		if (new_right == NULL) {
			release(new_left);
			new_left = NULL;
		}
	}
	__disable_irq();
    161e:	b672      	cpsid	i
	if (block_offset >= AUDIO_BLOCK_SAMPLES) {
    1620:	4b12      	ldr	r3, [pc, #72]	; (166c <AudioInputI2S::update()+0x98>)
    1622:	881a      	ldrh	r2, [r3, #0]
    1624:	2a7f      	cmp	r2, #127	; 0x7f
    1626:	d9e5      	bls.n	15f4 <AudioInputI2S::update()+0x20>
		// the DMA filled 2 blocks, so grab them and get the
		// 2 new blocks to the DMA, as quickly as possible
		out_left = block_left;
    1628:	4811      	ldr	r0, [pc, #68]	; (1670 <AudioInputI2S::update()+0x9c>)
		block_left = new_left;
		out_right = block_right;
		block_right = new_right;
		block_offset = 0;
    162a:	2200      	movs	r2, #0
	if (block_offset >= AUDIO_BLOCK_SAMPLES) {
		// the DMA filled 2 blocks, so grab them and get the
		// 2 new blocks to the DMA, as quickly as possible
		out_left = block_left;
		block_left = new_left;
		out_right = block_right;
    162c:	4911      	ldr	r1, [pc, #68]	; (1674 <AudioInputI2S::update()+0xa0>)
	}
	__disable_irq();
	if (block_offset >= AUDIO_BLOCK_SAMPLES) {
		// the DMA filled 2 blocks, so grab them and get the
		// 2 new blocks to the DMA, as quickly as possible
		out_left = block_left;
    162e:	6807      	ldr	r7, [r0, #0]
		block_left = new_left;
		out_right = block_right;
		block_right = new_right;
		block_offset = 0;
    1630:	801a      	strh	r2, [r3, #0]
	__disable_irq();
	if (block_offset >= AUDIO_BLOCK_SAMPLES) {
		// the DMA filled 2 blocks, so grab them and get the
		// 2 new blocks to the DMA, as quickly as possible
		out_left = block_left;
		block_left = new_left;
    1632:	6004      	str	r4, [r0, #0]
		out_right = block_right;
    1634:	680c      	ldr	r4, [r1, #0]
		block_right = new_right;
    1636:	600d      	str	r5, [r1, #0]
		block_offset = 0;
		__enable_irq();
    1638:	b662      	cpsie	i
		// then transmit the DMA's former blocks
		transmit(out_left, 0);
    163a:	4639      	mov	r1, r7
    163c:	4630      	mov	r0, r6
    163e:	f003 fbb5 	bl	4dac <AudioStream::transmit(audio_block_struct*, unsigned char)>
		release(out_left);
    1642:	4638      	mov	r0, r7
    1644:	f003 fb88 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		transmit(out_right, 1);
    1648:	4630      	mov	r0, r6
    164a:	4621      	mov	r1, r4
    164c:	2201      	movs	r2, #1
    164e:	f003 fbad 	bl	4dac <AudioStream::transmit(audio_block_struct*, unsigned char)>
		release(out_right);
    1652:	4620      	mov	r0, r4
		// The DMA didn't fill blocks, and we could not allocate
		// memory... the system is likely starving for memory!
		// Sadly, there's nothing we can do.
		__enable_irq();
	}
}
    1654:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		__enable_irq();
		// then transmit the DMA's former blocks
		transmit(out_left, 0);
		release(out_left);
		transmit(out_right, 1);
		release(out_right);
    1658:	f003 bb7e 	b.w	4d58 <AudioStream::release(audio_block_struct*)>
		}
	} else {
		// The DMA didn't fill blocks, and we could not allocate
		// memory... the system is likely starving for memory!
		// Sadly, there's nothing we can do.
		__enable_irq();
    165c:	b662      	cpsie	i
    165e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	// allocate 2 new blocks, but if one fails, allocate neither
	new_left = allocate();
	if (new_left != NULL) {
		new_right = allocate();
		if (new_right == NULL) {
			release(new_left);
    1660:	4620      	mov	r0, r4
			new_left = NULL;
    1662:	462c      	mov	r4, r5
	// allocate 2 new blocks, but if one fails, allocate neither
	new_left = allocate();
	if (new_left != NULL) {
		new_right = allocate();
		if (new_right == NULL) {
			release(new_left);
    1664:	f003 fb78 	bl	4d58 <AudioStream::release(audio_block_struct*)>
    1668:	e7bf      	b.n	15ea <AudioInputI2S::update()+0x16>
    166a:	bf00      	nop
    166c:	200067d0 	.word	0x200067d0
    1670:	200067e0 	.word	0x200067e0
    1674:	200067d4 	.word	0x200067d4

00001678 <AudioInputI2S::begin()>:
bool AudioInputI2S::update_responsibility = false;
DMAChannel AudioInputI2S::dma(false);


void AudioInputI2S::begin(void)
{
    1678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	dma.begin(true); // Allocate the DMA channel first
    167a:	4c23      	ldr	r4, [pc, #140]	; (1708 <AudioInputI2S::begin()+0x90>)
    167c:	2101      	movs	r1, #1

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
    167e:	4e23      	ldr	r6, [pc, #140]	; (170c <AudioInputI2S::begin()+0x94>)
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
    1680:	f44f 7580 	mov.w	r5, #256	; 0x100
DMAChannel AudioInputI2S::dma(false);


void AudioInputI2S::begin(void)
{
	dma.begin(true); // Allocate the DMA channel first
    1684:	4620      	mov	r0, r4
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
    1686:	f240 1701 	movw	r7, #257	; 0x101
DMAChannel AudioInputI2S::dma(false);


void AudioInputI2S::begin(void)
{
	dma.begin(true); // Allocate the DMA channel first
    168a:	f003 fc47 	bl	4f1c <DMAChannel::begin(bool)>

	//block_left_1st = NULL;
	//block_right_1st = NULL;

	// TODO: should we set & clear the I2S_RCSR_SR bit here?
	AudioOutputI2S::config_i2s();
    168e:	f000 f9b1 	bl	19f4 <AudioOutputI2S::config_i2s()>
	I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
	I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;
    1692:	2102      	movs	r1, #2

	I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
	I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
    1694:	4a1e      	ldr	r2, [pc, #120]	; (1710 <AudioInputI2S::begin()+0x98>)
    1696:	2003      	movs	r0, #3
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;
    1698:	4b1e      	ldr	r3, [pc, #120]	; (1714 <AudioInputI2S::begin()+0x9c>)
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
	dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
    169a:	f04f 0e06 	mov.w	lr, #6

	I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
	I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
    169e:	f8c2 017c 	str.w	r0, [r2, #380]	; 0x17c
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
    16a2:	2200      	movs	r2, #0
	I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
	I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;
    16a4:	f8c3 1194 	str.w	r1, [r3, #404]	; 0x194

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
    16a8:	6823      	ldr	r3, [r4, #0]
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
    16aa:	481b      	ldr	r0, [pc, #108]	; (1718 <AudioInputI2S::begin()+0xa0>)

#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
    16ac:	601e      	str	r6, [r3, #0]
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
    16ae:	4e1b      	ldr	r6, [pc, #108]	; (171c <AudioInputI2S::begin()+0xa4>)
	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
    16b0:	6118      	str	r0, [r3, #16]
#elif defined(__IMXRT1062__)
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
    16b2:	809a      	strh	r2, [r3, #4]
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
    16b4:	82dd      	strh	r5, [r3, #22]
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
    16b6:	6099      	str	r1, [r3, #8]
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
	dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
    16b8:	83dd      	strh	r5, [r3, #30]
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
    16ba:	8299      	strh	r1, [r3, #20]
	CORE_PIN8_CONFIG  = 3;  //1:RX_DATA0
	IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
    16bc:	80df      	strh	r7, [r3, #6]
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
    16be:	619e      	str	r6, [r3, #24]

	dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0 + 2);
	dma.TCD->SOFF = 0;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = 0;
    16c0:	60da      	str	r2, [r3, #12]
	// trigger moves a single data unit, which is typically 8, 16 or
	// 32 bits.  If a channel is configured for 200 transfers

	// Use a hardware trigger to make the DMA channel run
	void triggerAtHardwareEvent(uint8_t source) {
		volatile uint32_t *mux = &DMAMUX_CHCFG0 + channel;
    16c2:	7920      	ldrb	r0, [r4, #4]
	dma.TCD->DADDR = i2s_rx_buffer;
	dma.TCD->DOFF = 2;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
	dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
    16c4:	f8a3 e01c 	strh.w	lr, [r3, #28]
    16c8:	4915      	ldr	r1, [pc, #84]	; (1720 <AudioInputI2S::begin()+0xa8>)
	dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_RX);

	I2S1_RCSR = I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
    16ca:	4b16      	ldr	r3, [pc, #88]	; (1724 <AudioInputI2S::begin()+0xac>)
		//mux = (volatile uint32_t *)&(DMAMUX_CHCFG0) + channel;
		*mux = 0;
		*mux = (source & 0x7F) | DMAMUX_CHCFG_ENBL;
    16cc:	4f16      	ldr	r7, [pc, #88]	; (1728 <AudioInputI2S::begin()+0xb0>)
    16ce:	4e17      	ldr	r6, [pc, #92]	; (172c <AudioInputI2S::begin()+0xb4>)

	// Use a hardware trigger to make the DMA channel run
	void triggerAtHardwareEvent(uint8_t source) {
		volatile uint32_t *mux = &DMAMUX_CHCFG0 + channel;
		//mux = (volatile uint32_t *)&(DMAMUX_CHCFG0) + channel;
		*mux = 0;
    16d0:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
		*mux = (source & 0x7F) | DMAMUX_CHCFG_ENBL;
    16d4:	f841 7020 	str.w	r7, [r1, r0, lsl #2]
    16d8:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
#endif
	update_responsibility = update_setup();
    16dc:	f003 fbfe 	bl	4edc <AudioStream::update_setup()>
    16e0:	7923      	ldrb	r3, [r4, #4]
    16e2:	4913      	ldr	r1, [pc, #76]	; (1730 <AudioInputI2S::begin()+0xb8>)
	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    16e4:	2201      	movs	r2, #1
    16e6:	f003 051f 	and.w	r5, r3, #31
	/***************************************/
	/**    Enable / Disable               **/
	/***************************************/

	void enable(void) {
		DMA_SERQ = channel;
    16ea:	4f12      	ldr	r7, [pc, #72]	; (1734 <AudioInputI2S::begin()+0xbc>)
    16ec:	7008      	strb	r0, [r1, #0]

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    16ee:	f103 0610 	add.w	r6, r3, #16
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    16f2:	40aa      	lsls	r2, r5
    16f4:	115c      	asrs	r4, r3, #5

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    16f6:	4d10      	ldr	r5, [pc, #64]	; (1738 <AudioInputI2S::begin()+0xc0>)
    16f8:	4810      	ldr	r0, [pc, #64]	; (173c <AudioInputI2S::begin()+0xc4>)
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    16fa:	4911      	ldr	r1, [pc, #68]	; (1740 <AudioInputI2S::begin()+0xc8>)
	/***************************************/
	/**    Enable / Disable               **/
	/***************************************/

	void enable(void) {
		DMA_SERQ = channel;
    16fc:	76fb      	strb	r3, [r7, #27]

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    16fe:	f845 0026 	str.w	r0, [r5, r6, lsl #2]
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    1702:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    1706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1708:	200067d8 	.word	0x200067d8
    170c:	403840a2 	.word	0x403840a2
    1710:	401f8000 	.word	0x401f8000
    1714:	401f8400 	.word	0x401f8400
    1718:	20200a40 	.word	0x20200a40
    171c:	fffffe00 	.word	0xfffffe00
    1720:	400ec000 	.word	0x400ec000
    1724:	92000001 	.word	0x92000001
    1728:	80000013 	.word	0x80000013
    172c:	40384000 	.word	0x40384000
    1730:	200067d2 	.word	0x200067d2
    1734:	400e8000 	.word	0x400e8000
    1738:	20007000 	.word	0x20007000
    173c:	0000151d 	.word	0x0000151d
    1740:	e000e100 	.word	0xe000e100

00001744 <_GLOBAL__sub_I__ZN13AudioInputI2S10block_leftE>:
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
audio_block_t * AudioInputI2S::block_left = NULL;
audio_block_t * AudioInputI2S::block_right = NULL;
uint16_t AudioInputI2S::block_offset = 0;
bool AudioInputI2S::update_responsibility = false;
DMAChannel AudioInputI2S::dma(false);
    1744:	4a02      	ldr	r2, [pc, #8]	; (1750 <_GLOBAL__sub_I__ZN13AudioInputI2S10block_leftE+0xc>)
    1746:	4903      	ldr	r1, [pc, #12]	; (1754 <_GLOBAL__sub_I__ZN13AudioInputI2S10block_leftE+0x10>)
    1748:	4803      	ldr	r0, [pc, #12]	; (1758 <_GLOBAL__sub_I__ZN13AudioInputI2S10block_leftE+0x14>)
    174a:	f004 b975 	b.w	5a38 <__aeabi_atexit>
    174e:	bf00      	nop
    1750:	20004504 	.word	0x20004504
    1754:	00001289 	.word	0x00001289
    1758:	200067d8 	.word	0x200067d8

0000175c <_GLOBAL__sub_I__ZN14AudioInputI2S210block_leftE>:
DMAMEM __attribute__((aligned(32))) static uint32_t i2s2_rx_buffer[AUDIO_BLOCK_SAMPLES];
audio_block_t * AudioInputI2S2::block_left = NULL;
audio_block_t * AudioInputI2S2::block_right = NULL;
uint16_t AudioInputI2S2::block_offset = 0;
bool AudioInputI2S2::update_responsibility = false;
DMAChannel AudioInputI2S2::dma(false);
    175c:	4a02      	ldr	r2, [pc, #8]	; (1768 <_GLOBAL__sub_I__ZN14AudioInputI2S210block_leftE+0xc>)
    175e:	4903      	ldr	r1, [pc, #12]	; (176c <_GLOBAL__sub_I__ZN14AudioInputI2S210block_leftE+0x10>)
    1760:	4803      	ldr	r0, [pc, #12]	; (1770 <_GLOBAL__sub_I__ZN14AudioInputI2S210block_leftE+0x14>)
    1762:	f004 b969 	b.w	5a38 <__aeabi_atexit>
    1766:	bf00      	nop
    1768:	20004504 	.word	0x20004504
    176c:	00001289 	.word	0x00001289
    1770:	200067e4 	.word	0x200067e4

00001774 <_GLOBAL__sub_I__ZN16AudioInputI2SHex9block_ch1E>:
audio_block_t * AudioInputI2SHex::block_ch4 = NULL;
audio_block_t * AudioInputI2SHex::block_ch5 = NULL;
audio_block_t * AudioInputI2SHex::block_ch6 = NULL;
uint16_t AudioInputI2SHex::block_offset = 0;
bool AudioInputI2SHex::update_responsibility = false;
DMAChannel AudioInputI2SHex::dma(false);
    1774:	4a02      	ldr	r2, [pc, #8]	; (1780 <_GLOBAL__sub_I__ZN16AudioInputI2SHex9block_ch1E+0xc>)
    1776:	4903      	ldr	r1, [pc, #12]	; (1784 <_GLOBAL__sub_I__ZN16AudioInputI2SHex9block_ch1E+0x10>)
    1778:	4803      	ldr	r0, [pc, #12]	; (1788 <_GLOBAL__sub_I__ZN16AudioInputI2SHex9block_ch1E+0x14>)
    177a:	f004 b95d 	b.w	5a38 <__aeabi_atexit>
    177e:	bf00      	nop
    1780:	20004504 	.word	0x20004504
    1784:	00001289 	.word	0x00001289
    1788:	200067ec 	.word	0x200067ec

0000178c <_GLOBAL__sub_I__ZN16AudioInputI2SOct9block_ch1E>:
audio_block_t * AudioInputI2SOct::block_ch6 = NULL;
audio_block_t * AudioInputI2SOct::block_ch7 = NULL;
audio_block_t * AudioInputI2SOct::block_ch8 = NULL;
uint16_t AudioInputI2SOct::block_offset = 0;
bool AudioInputI2SOct::update_responsibility = false;
DMAChannel AudioInputI2SOct::dma(false);
    178c:	4a02      	ldr	r2, [pc, #8]	; (1798 <_GLOBAL__sub_I__ZN16AudioInputI2SOct9block_ch1E+0xc>)
    178e:	4903      	ldr	r1, [pc, #12]	; (179c <_GLOBAL__sub_I__ZN16AudioInputI2SOct9block_ch1E+0x10>)
    1790:	4803      	ldr	r0, [pc, #12]	; (17a0 <_GLOBAL__sub_I__ZN16AudioInputI2SOct9block_ch1E+0x14>)
    1792:	f004 b951 	b.w	5a38 <__aeabi_atexit>
    1796:	bf00      	nop
    1798:	20004504 	.word	0x20004504
    179c:	00001289 	.word	0x00001289
    17a0:	200067f4 	.word	0x200067f4

000017a4 <_GLOBAL__sub_I__ZN17AudioInputI2SQuad9block_ch1E>:
audio_block_t * AudioInputI2SQuad::block_ch2 = NULL;
audio_block_t * AudioInputI2SQuad::block_ch3 = NULL;
audio_block_t * AudioInputI2SQuad::block_ch4 = NULL;
uint16_t AudioInputI2SQuad::block_offset = 0;
bool AudioInputI2SQuad::update_responsibility = false;
DMAChannel AudioInputI2SQuad::dma(false);
    17a4:	4a02      	ldr	r2, [pc, #8]	; (17b0 <_GLOBAL__sub_I__ZN17AudioInputI2SQuad9block_ch1E+0xc>)
    17a6:	4903      	ldr	r1, [pc, #12]	; (17b4 <_GLOBAL__sub_I__ZN17AudioInputI2SQuad9block_ch1E+0x10>)
    17a8:	4803      	ldr	r0, [pc, #12]	; (17b8 <_GLOBAL__sub_I__ZN17AudioInputI2SQuad9block_ch1E+0x14>)
    17aa:	f004 b945 	b.w	5a38 <__aeabi_atexit>
    17ae:	bf00      	nop
    17b0:	20004504 	.word	0x20004504
    17b4:	00001289 	.word	0x00001289
    17b8:	200067fc 	.word	0x200067fc

000017bc <_GLOBAL__sub_I__ZN16AudioInputSPDIF310block_leftE>:
static uint32_t spdif_rx_buffer[AUDIO_BLOCK_SAMPLES * 4];
audio_block_t * AudioInputSPDIF3::block_left = NULL;
audio_block_t * AudioInputSPDIF3::block_right = NULL;
uint16_t AudioInputSPDIF3::block_offset = 0;
bool AudioInputSPDIF3::update_responsibility = false;
DMAChannel AudioInputSPDIF3::dma(false);
    17bc:	4a02      	ldr	r2, [pc, #8]	; (17c8 <_GLOBAL__sub_I__ZN16AudioInputSPDIF310block_leftE+0xc>)
    17be:	4903      	ldr	r1, [pc, #12]	; (17cc <_GLOBAL__sub_I__ZN16AudioInputSPDIF310block_leftE+0x10>)
    17c0:	4803      	ldr	r0, [pc, #12]	; (17d0 <_GLOBAL__sub_I__ZN16AudioInputSPDIF310block_leftE+0x14>)
    17c2:	f004 b939 	b.w	5a38 <__aeabi_atexit>
    17c6:	bf00      	nop
    17c8:	20004504 	.word	0x20004504
    17cc:	00001289 	.word	0x00001289
    17d0:	20006804 	.word	0x20006804

000017d4 <_GLOBAL__sub_I__ZN13AudioInputTDM14block_incomingE>:
audio_block_t * AudioInputTDM::block_incoming[16] = {
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr,
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr
};
bool AudioInputTDM::update_responsibility = false;
DMAChannel AudioInputTDM::dma(false);
    17d4:	4a02      	ldr	r2, [pc, #8]	; (17e0 <_GLOBAL__sub_I__ZN13AudioInputTDM14block_incomingE+0xc>)
    17d6:	4903      	ldr	r1, [pc, #12]	; (17e4 <_GLOBAL__sub_I__ZN13AudioInputTDM14block_incomingE+0x10>)
    17d8:	4803      	ldr	r0, [pc, #12]	; (17e8 <_GLOBAL__sub_I__ZN13AudioInputTDM14block_incomingE+0x14>)
    17da:	f004 b92d 	b.w	5a38 <__aeabi_atexit>
    17de:	bf00      	nop
    17e0:	20004504 	.word	0x20004504
    17e4:	00001289 	.word	0x00001289
    17e8:	2000680c 	.word	0x2000680c

000017ec <_GLOBAL__sub_I__ZN14AudioInputTDM214block_incomingE>:
audio_block_t * AudioInputTDM2::block_incoming[16] = {
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr,
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr
};
bool AudioInputTDM2::update_responsibility = false;
DMAChannel AudioInputTDM2::dma(false);
    17ec:	4a02      	ldr	r2, [pc, #8]	; (17f8 <_GLOBAL__sub_I__ZN14AudioInputTDM214block_incomingE+0xc>)
    17ee:	4903      	ldr	r1, [pc, #12]	; (17fc <_GLOBAL__sub_I__ZN14AudioInputTDM214block_incomingE+0x10>)
    17f0:	4803      	ldr	r0, [pc, #12]	; (1800 <_GLOBAL__sub_I__ZN14AudioInputTDM214block_incomingE+0x14>)
    17f2:	f004 b921 	b.w	5a38 <__aeabi_atexit>
    17f6:	bf00      	nop
    17f8:	20004504 	.word	0x20004504
    17fc:	00001289 	.word	0x00001289
    1800:	20006814 	.word	0x20006814

00001804 <AudioOutputI2S::isr()>:
#if defined(KINETISK) || defined(__IMXRT1062__)
	int16_t *dest;
	audio_block_t *blockL, *blockR;
	uint32_t saddr, offsetL, offsetR;

	saddr = (uint32_t)(dma.TCD->SADDR);
    1804:	4b49      	ldr	r3, [pc, #292]	; (192c <AudioOutputI2S::isr()+0x128>)
	dma.attachInterrupt(isr);
}


void AudioOutputI2S::isr(void)
{
    1806:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if defined(KINETISK) || defined(__IMXRT1062__)
	int16_t *dest;
	audio_block_t *blockL, *blockR;
	uint32_t saddr, offsetL, offsetR;

	saddr = (uint32_t)(dma.TCD->SADDR);
    180a:	681a      	ldr	r2, [r3, #0]
	dma.attachInterrupt(isr);
}


void AudioOutputI2S::isr(void)
{
    180c:	b083      	sub	sp, #12
	audio_block_t *blockL, *blockR;
	uint32_t saddr, offsetL, offsetR;

	saddr = (uint32_t)(dma.TCD->SADDR);
	dma.clearInterrupt();
	if (saddr < (uint32_t)i2s_tx_buffer + sizeof(i2s_tx_buffer) / 2) {
    180e:	4c48      	ldr	r4, [pc, #288]	; (1930 <AudioOutputI2S::isr()+0x12c>)
    1810:	7919      	ldrb	r1, [r3, #4]
    1812:	f504 7580 	add.w	r5, r4, #256	; 0x100
#if defined(KINETISK) || defined(__IMXRT1062__)
	int16_t *dest;
	audio_block_t *blockL, *blockR;
	uint32_t saddr, offsetL, offsetR;

	saddr = (uint32_t)(dma.TCD->SADDR);
    1816:	6813      	ldr	r3, [r2, #0]
	void detachInterrupt(void) {
		NVIC_DISABLE_IRQ(IRQ_DMA_CH0 + channel);
	}

	void clearInterrupt(void) {
		DMA_CINT = channel;
    1818:	4a46      	ldr	r2, [pc, #280]	; (1934 <AudioOutputI2S::isr()+0x130>)
	dma.clearInterrupt();
	if (saddr < (uint32_t)i2s_tx_buffer + sizeof(i2s_tx_buffer) / 2) {
    181a:	42ab      	cmp	r3, r5
    181c:	77d1      	strb	r1, [r2, #31]
    181e:	d209      	bcs.n	1834 <AudioOutputI2S::isr()+0x30>
		// DMA is transmitting the first half of the buffer
		// so we must fill the second half
		dest = (int16_t *)&i2s_tx_buffer[AUDIO_BLOCK_SAMPLES/2];
		if (AudioOutputI2S::update_responsibility) AudioStream::update_all();
    1820:	4b45      	ldr	r3, [pc, #276]	; (1938 <AudioOutputI2S::isr()+0x134>)
    1822:	781b      	ldrb	r3, [r3, #0]
    1824:	2b00      	cmp	r3, #0
    1826:	d04c      	beq.n	18c2 <AudioOutputI2S::isr()+0xbe>
    1828:	4b44      	ldr	r3, [pc, #272]	; (193c <AudioOutputI2S::isr()+0x138>)
    182a:	2240      	movs	r2, #64	; 0x40
    182c:	462c      	mov	r4, r5
    182e:	f505 7580 	add.w	r5, r5, #256	; 0x100
    1832:	601a      	str	r2, [r3, #0]
		// DMA is transmitting the second half of the buffer
		// so we must fill the first half
		dest = (int16_t *)i2s_tx_buffer;
	}

	blockL = AudioOutputI2S::block_left_1st;
    1834:	4b42      	ldr	r3, [pc, #264]	; (1940 <AudioOutputI2S::isr()+0x13c>)
	blockR = AudioOutputI2S::block_right_1st;
    1836:	f8df b118 	ldr.w	fp, [pc, #280]	; 1950 <AudioOutputI2S::isr()+0x14c>
		// DMA is transmitting the second half of the buffer
		// so we must fill the first half
		dest = (int16_t *)i2s_tx_buffer;
	}

	blockL = AudioOutputI2S::block_left_1st;
    183a:	f8d3 8000 	ldr.w	r8, [r3]
	blockR = AudioOutputI2S::block_right_1st;
	offsetL = AudioOutputI2S::block_left_offset;
    183e:	f8df a114 	ldr.w	sl, [pc, #276]	; 1954 <AudioOutputI2S::isr()+0x150>
	offsetR = AudioOutputI2S::block_right_offset;
    1842:	f8df 9114 	ldr.w	r9, [pc, #276]	; 1958 <AudioOutputI2S::isr()+0x154>
		// so we must fill the first half
		dest = (int16_t *)i2s_tx_buffer;
	}

	blockL = AudioOutputI2S::block_left_1st;
	blockR = AudioOutputI2S::block_right_1st;
    1846:	f8db 3000 	ldr.w	r3, [fp]
	offsetL = AudioOutputI2S::block_left_offset;
    184a:	f8ba 6000 	ldrh.w	r6, [sl]
	offsetR = AudioOutputI2S::block_right_offset;
    184e:	f8b9 7000 	ldrh.w	r7, [r9]

	if (blockL && blockR) {
    1852:	f1b8 0f00 	cmp.w	r8, #0
    1856:	d000      	beq.n	185a <AudioOutputI2S::isr()+0x56>
    1858:	bb23      	cbnz	r3, 18a4 <AudioOutputI2S::isr()+0xa0>
		memcpy_tointerleaveLR(dest, blockL->data + offsetL, blockR->data + offsetR);
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockL) {
    185a:	f1b8 0f00 	cmp.w	r8, #0
    185e:	d034      	beq.n	18ca <AudioOutputI2S::isr()+0xc6>
		memcpy_tointerleaveL(dest, blockL->data + offsetL);
    1860:	f108 0104 	add.w	r1, r8, #4
    1864:	4620      	mov	r0, r4
    1866:	9301      	str	r3, [sp, #4]
    1868:	eb01 0146 	add.w	r1, r1, r6, lsl #1
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
    186c:	3640      	adds	r6, #64	; 0x40
	if (blockL && blockR) {
		memcpy_tointerleaveLR(dest, blockL->data + offsetL, blockR->data + offsetR);
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockL) {
		memcpy_tointerleaveL(dest, blockL->data + offsetL);
    186e:	f7ff fb7e 	bl	f6e <memcpy_tointerleaveL>
    1872:	9b01      	ldr	r3, [sp, #4]
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1874:	f024 041f 	bic.w	r4, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    1878:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    187c:	4a31      	ldr	r2, [pc, #196]	; (1944 <AudioOutputI2S::isr()+0x140>)
    187e:	6014      	str	r4, [r2, #0]
		location += 32;
    1880:	3420      	adds	r4, #32
	} while (location < end_addr);
    1882:	42ac      	cmp	r4, r5
    1884:	d3fb      	bcc.n	187e <AudioOutputI2S::isr()+0x7a>
	asm("dsb");
    1886:	f3bf 8f4f 	dsb	sy
	asm("isb");
    188a:	f3bf 8f6f 	isb	sy
		memset(dest,0,AUDIO_BLOCK_SAMPLES * 2);
	}

	arm_dcache_flush_delete(dest, sizeof(i2s_tx_buffer) / 2 );

	if (offsetL < AUDIO_BLOCK_SAMPLES) {
    188e:	2e7f      	cmp	r6, #127	; 0x7f
    1890:	d834      	bhi.n	18fc <AudioOutputI2S::isr()+0xf8>
		AudioOutputI2S::block_left_offset = offsetL;
    1892:	f8aa 6000 	strh.w	r6, [sl]
		AudioOutputI2S::block_left_offset = 0;
		AudioStream::release(blockL);
		AudioOutputI2S::block_left_1st = AudioOutputI2S::block_left_2nd;
		AudioOutputI2S::block_left_2nd = NULL;
	}
	if (offsetR < AUDIO_BLOCK_SAMPLES) {
    1896:	2f7f      	cmp	r7, #127	; 0x7f
    1898:	d822      	bhi.n	18e0 <AudioOutputI2S::isr()+0xdc>
		AudioOutputI2S::block_right_offset = offsetR;
    189a:	f8a9 7000 	strh.w	r7, [r9]
			*dest = 0;
			dest += 2;
		} while (dest < end);
	}
#endif
}
    189e:	b003      	add	sp, #12
    18a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	blockR = AudioOutputI2S::block_right_1st;
	offsetL = AudioOutputI2S::block_left_offset;
	offsetR = AudioOutputI2S::block_right_offset;

	if (blockL && blockR) {
		memcpy_tointerleaveLR(dest, blockL->data + offsetL, blockR->data + offsetR);
    18a4:	1d1a      	adds	r2, r3, #4
    18a6:	f108 0104 	add.w	r1, r8, #4
    18aa:	4620      	mov	r0, r4
    18ac:	9301      	str	r3, [sp, #4]
    18ae:	eb02 0247 	add.w	r2, r2, r7, lsl #1
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
    18b2:	3740      	adds	r7, #64	; 0x40
	blockR = AudioOutputI2S::block_right_1st;
	offsetL = AudioOutputI2S::block_left_offset;
	offsetR = AudioOutputI2S::block_right_offset;

	if (blockL && blockR) {
		memcpy_tointerleaveLR(dest, blockL->data + offsetL, blockR->data + offsetR);
    18b4:	eb01 0146 	add.w	r1, r1, r6, lsl #1
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
    18b8:	3640      	adds	r6, #64	; 0x40
	blockR = AudioOutputI2S::block_right_1st;
	offsetL = AudioOutputI2S::block_left_offset;
	offsetR = AudioOutputI2S::block_right_offset;

	if (blockL && blockR) {
		memcpy_tointerleaveLR(dest, blockL->data + offsetL, blockR->data + offsetR);
    18ba:	f7ff fb39 	bl	f30 <memcpy_tointerleaveLR>
    18be:	9b01      	ldr	r3, [sp, #4]
    18c0:	e7d8      	b.n	1874 <AudioOutputI2S::isr()+0x70>
    18c2:	462c      	mov	r4, r5
    18c4:	f505 7580 	add.w	r5, r5, #256	; 0x100
    18c8:	e7b4      	b.n	1834 <AudioOutputI2S::isr()+0x30>
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockL) {
		memcpy_tointerleaveL(dest, blockL->data + offsetL);
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockR) {
    18ca:	b32b      	cbz	r3, 1918 <AudioOutputI2S::isr()+0x114>
		memcpy_tointerleaveR(dest, blockR->data + offsetR);
    18cc:	1d19      	adds	r1, r3, #4
    18ce:	4620      	mov	r0, r4
    18d0:	9301      	str	r3, [sp, #4]
    18d2:	eb01 0147 	add.w	r1, r1, r7, lsl #1
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
    18d6:	3740      	adds	r7, #64	; 0x40
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockL) {
		memcpy_tointerleaveL(dest, blockL->data + offsetL);
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockR) {
		memcpy_tointerleaveR(dest, blockR->data + offsetR);
    18d8:	f7ff fb69 	bl	fae <memcpy_tointerleaveR>
    18dc:	9b01      	ldr	r3, [sp, #4]
    18de:	e7c9      	b.n	1874 <AudioOutputI2S::isr()+0x70>
		AudioOutputI2S::block_left_2nd = NULL;
	}
	if (offsetR < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_right_offset = offsetR;
	} else {
		AudioOutputI2S::block_right_offset = 0;
    18e0:	2400      	movs	r4, #0
		AudioStream::release(blockR);
    18e2:	4618      	mov	r0, r3
		AudioOutputI2S::block_left_2nd = NULL;
	}
	if (offsetR < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_right_offset = offsetR;
	} else {
		AudioOutputI2S::block_right_offset = 0;
    18e4:	f8a9 4000 	strh.w	r4, [r9]
		AudioStream::release(blockR);
    18e8:	f003 fa36 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		AudioOutputI2S::block_right_1st = AudioOutputI2S::block_right_2nd;
    18ec:	4b16      	ldr	r3, [pc, #88]	; (1948 <AudioOutputI2S::isr()+0x144>)
    18ee:	681a      	ldr	r2, [r3, #0]
		AudioOutputI2S::block_right_2nd = NULL;
    18f0:	601c      	str	r4, [r3, #0]
	if (offsetR < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_right_offset = offsetR;
	} else {
		AudioOutputI2S::block_right_offset = 0;
		AudioStream::release(blockR);
		AudioOutputI2S::block_right_1st = AudioOutputI2S::block_right_2nd;
    18f2:	f8cb 2000 	str.w	r2, [fp]
			*dest = 0;
			dest += 2;
		} while (dest < end);
	}
#endif
}
    18f6:	b003      	add	sp, #12
    18f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	arm_dcache_flush_delete(dest, sizeof(i2s_tx_buffer) / 2 );

	if (offsetL < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_left_offset = offsetL;
	} else {
		AudioOutputI2S::block_left_offset = 0;
    18fc:	2400      	movs	r4, #0
		AudioStream::release(blockL);
    18fe:	4640      	mov	r0, r8
    1900:	9301      	str	r3, [sp, #4]
	arm_dcache_flush_delete(dest, sizeof(i2s_tx_buffer) / 2 );

	if (offsetL < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_left_offset = offsetL;
	} else {
		AudioOutputI2S::block_left_offset = 0;
    1902:	f8aa 4000 	strh.w	r4, [sl]
		AudioStream::release(blockL);
    1906:	f003 fa27 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		AudioOutputI2S::block_left_1st = AudioOutputI2S::block_left_2nd;
    190a:	4a10      	ldr	r2, [pc, #64]	; (194c <AudioOutputI2S::isr()+0x148>)
    190c:	4b0c      	ldr	r3, [pc, #48]	; (1940 <AudioOutputI2S::isr()+0x13c>)
    190e:	6811      	ldr	r1, [r2, #0]
		AudioOutputI2S::block_left_2nd = NULL;
    1910:	6014      	str	r4, [r2, #0]
	if (offsetL < AUDIO_BLOCK_SAMPLES) {
		AudioOutputI2S::block_left_offset = offsetL;
	} else {
		AudioOutputI2S::block_left_offset = 0;
		AudioStream::release(blockL);
		AudioOutputI2S::block_left_1st = AudioOutputI2S::block_left_2nd;
    1912:	6019      	str	r1, [r3, #0]
    1914:	9b01      	ldr	r3, [sp, #4]
    1916:	e7be      	b.n	1896 <AudioOutputI2S::isr()+0x92>
		offsetL += AUDIO_BLOCK_SAMPLES / 2;
	} else if (blockR) {
		memcpy_tointerleaveR(dest, blockR->data + offsetR);
		offsetR += AUDIO_BLOCK_SAMPLES / 2;
	} else {
		memset(dest,0,AUDIO_BLOCK_SAMPLES * 2);
    1918:	4619      	mov	r1, r3
    191a:	f44f 7280 	mov.w	r2, #256	; 0x100
    191e:	4620      	mov	r0, r4
    1920:	9301      	str	r3, [sp, #4]
    1922:	f004 fb83 	bl	602c <memset>
    1926:	9b01      	ldr	r3, [sp, #4]
    1928:	e7a4      	b.n	1874 <AudioOutputI2S::isr()+0x70>
    192a:	bf00      	nop
    192c:	20006820 	.word	0x20006820
    1930:	20200c40 	.word	0x20200c40
    1934:	400e8000 	.word	0x400e8000
    1938:	20006838 	.word	0x20006838
    193c:	e000e208 	.word	0xe000e208
    1940:	20006830 	.word	0x20006830
    1944:	e000ef70 	.word	0xe000ef70
    1948:	20006834 	.word	0x20006834
    194c:	2000683c 	.word	0x2000683c
    1950:	20006828 	.word	0x20006828
    1954:	2000681c 	.word	0x2000681c
    1958:	2000682c 	.word	0x2000682c

0000195c <AudioOutputI2S::update()>:




void AudioOutputI2S::update(void)
{
    195c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//if (!active) return;
	//audio_block_t *block = receiveReadOnly();
	//if (block) release(block);

	audio_block_t *block;
	block = receiveReadOnly(0); // input 0 = left channel
    195e:	2100      	movs	r1, #0




void AudioOutputI2S::update(void)
{
    1960:	4604      	mov	r4, r0
	//if (!active) return;
	//audio_block_t *block = receiveReadOnly();
	//if (block) release(block);

	audio_block_t *block;
	block = receiveReadOnly(0); // input 0 = left channel
    1962:	f003 fa3d 	bl	4de0 <AudioStream::receiveReadOnly(unsigned int)>
	if (block) {
    1966:	b180      	cbz	r0, 198a <AudioOutputI2S::update()+0x2e>
		__disable_irq();
    1968:	b672      	cpsid	i
		if (block_left_1st == NULL) {
    196a:	4a1c      	ldr	r2, [pc, #112]	; (19dc <AudioOutputI2S::update()+0x80>)
    196c:	6813      	ldr	r3, [r2, #0]
    196e:	2b00      	cmp	r3, #0
    1970:	d029      	beq.n	19c6 <AudioOutputI2S::update()+0x6a>
			block_left_1st = block;
			block_left_offset = 0;
			__enable_irq();
		} else if (block_left_2nd == NULL) {
    1972:	491b      	ldr	r1, [pc, #108]	; (19e0 <AudioOutputI2S::update()+0x84>)
    1974:	680d      	ldr	r5, [r1, #0]
    1976:	b305      	cbz	r5, 19ba <AudioOutputI2S::update()+0x5e>
			__enable_irq();
		} else {
			audio_block_t *tmp = block_left_1st;
			block_left_1st = block_left_2nd;
			block_left_2nd = block;
			block_left_offset = 0;
    1978:	4e1a      	ldr	r6, [pc, #104]	; (19e4 <AudioOutputI2S::update()+0x88>)
    197a:	2700      	movs	r7, #0
		} else if (block_left_2nd == NULL) {
			block_left_2nd = block;
			__enable_irq();
		} else {
			audio_block_t *tmp = block_left_1st;
			block_left_1st = block_left_2nd;
    197c:	6015      	str	r5, [r2, #0]
			block_left_2nd = block;
    197e:	6008      	str	r0, [r1, #0]
			block_left_offset = 0;
    1980:	8037      	strh	r7, [r6, #0]
			__enable_irq();
    1982:	b662      	cpsie	i
			release(tmp);
    1984:	4618      	mov	r0, r3
    1986:	f003 f9e7 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		}
	}
	block = receiveReadOnly(1); // input 1 = right channel
    198a:	4620      	mov	r0, r4
    198c:	2101      	movs	r1, #1
    198e:	f003 fa27 	bl	4de0 <AudioStream::receiveReadOnly(unsigned int)>
	if (block) {
    1992:	b188      	cbz	r0, 19b8 <AudioOutputI2S::update()+0x5c>
		__disable_irq();
    1994:	b672      	cpsid	i
		if (block_right_1st == NULL) {
    1996:	4a14      	ldr	r2, [pc, #80]	; (19e8 <AudioOutputI2S::update()+0x8c>)
    1998:	6813      	ldr	r3, [r2, #0]
    199a:	b1cb      	cbz	r3, 19d0 <AudioOutputI2S::update()+0x74>
			block_right_1st = block;
			block_right_offset = 0;
			__enable_irq();
		} else if (block_right_2nd == NULL) {
    199c:	4913      	ldr	r1, [pc, #76]	; (19ec <AudioOutputI2S::update()+0x90>)
    199e:	680c      	ldr	r4, [r1, #0]
    19a0:	b174      	cbz	r4, 19c0 <AudioOutputI2S::update()+0x64>
			__enable_irq();
		} else {
			audio_block_t *tmp = block_right_1st;
			block_right_1st = block_right_2nd;
			block_right_2nd = block;
			block_right_offset = 0;
    19a2:	4d13      	ldr	r5, [pc, #76]	; (19f0 <AudioOutputI2S::update()+0x94>)
    19a4:	2600      	movs	r6, #0
		} else if (block_right_2nd == NULL) {
			block_right_2nd = block;
			__enable_irq();
		} else {
			audio_block_t *tmp = block_right_1st;
			block_right_1st = block_right_2nd;
    19a6:	6014      	str	r4, [r2, #0]
			block_right_2nd = block;
    19a8:	6008      	str	r0, [r1, #0]
			block_right_offset = 0;
    19aa:	802e      	strh	r6, [r5, #0]
			__enable_irq();
    19ac:	b662      	cpsie	i
			release(tmp);
    19ae:	4618      	mov	r0, r3
		}
	}
}
    19b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			audio_block_t *tmp = block_right_1st;
			block_right_1st = block_right_2nd;
			block_right_2nd = block;
			block_right_offset = 0;
			__enable_irq();
			release(tmp);
    19b4:	f003 b9d0 	b.w	4d58 <AudioStream::release(audio_block_struct*)>
    19b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (block_left_1st == NULL) {
			block_left_1st = block;
			block_left_offset = 0;
			__enable_irq();
		} else if (block_left_2nd == NULL) {
			block_left_2nd = block;
    19ba:	6008      	str	r0, [r1, #0]
			__enable_irq();
    19bc:	b662      	cpsie	i
    19be:	e7e4      	b.n	198a <AudioOutputI2S::update()+0x2e>
		if (block_right_1st == NULL) {
			block_right_1st = block;
			block_right_offset = 0;
			__enable_irq();
		} else if (block_right_2nd == NULL) {
			block_right_2nd = block;
    19c0:	6008      	str	r0, [r1, #0]
			__enable_irq();
    19c2:	b662      	cpsie	i
    19c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	block = receiveReadOnly(0); // input 0 = left channel
	if (block) {
		__disable_irq();
		if (block_left_1st == NULL) {
			block_left_1st = block;
			block_left_offset = 0;
    19c6:	4907      	ldr	r1, [pc, #28]	; (19e4 <AudioOutputI2S::update()+0x88>)
	audio_block_t *block;
	block = receiveReadOnly(0); // input 0 = left channel
	if (block) {
		__disable_irq();
		if (block_left_1st == NULL) {
			block_left_1st = block;
    19c8:	6010      	str	r0, [r2, #0]
			block_left_offset = 0;
    19ca:	800b      	strh	r3, [r1, #0]
			__enable_irq();
    19cc:	b662      	cpsie	i
    19ce:	e7dc      	b.n	198a <AudioOutputI2S::update()+0x2e>
	block = receiveReadOnly(1); // input 1 = right channel
	if (block) {
		__disable_irq();
		if (block_right_1st == NULL) {
			block_right_1st = block;
			block_right_offset = 0;
    19d0:	4907      	ldr	r1, [pc, #28]	; (19f0 <AudioOutputI2S::update()+0x94>)
	}
	block = receiveReadOnly(1); // input 1 = right channel
	if (block) {
		__disable_irq();
		if (block_right_1st == NULL) {
			block_right_1st = block;
    19d2:	6010      	str	r0, [r2, #0]
			block_right_offset = 0;
    19d4:	800b      	strh	r3, [r1, #0]
			__enable_irq();
    19d6:	b662      	cpsie	i
    19d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19da:	bf00      	nop
    19dc:	20006830 	.word	0x20006830
    19e0:	2000683c 	.word	0x2000683c
    19e4:	2000681c 	.word	0x2000681c
    19e8:	20006828 	.word	0x20006828
    19ec:	20006834 	.word	0x20006834
    19f0:	2000682c 	.word	0x2000682c

000019f4 <AudioOutputI2S::config_i2s()>:
#endif
#endif


void AudioOutputI2S::config_i2s(void)
{
    19f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	CORE_PIN9_CONFIG  = PORT_PCR_MUX(6); // pin  9, PTC3, I2S0_TX_BCLK
	CORE_PIN11_CONFIG = PORT_PCR_MUX(6); // pin 11, PTC6, I2S0_MCLK

#elif defined(__IMXRT1062__)

	CCM_CCGR5 |= CCM_CCGR5_SAI1(CCM_CCGR_ON);
    19f6:	4d28      	ldr	r5, [pc, #160]	; (1a98 <AudioOutputI2S::config_i2s()+0xa4>)

	// if either transmitter or receiver is enabled, do nothing
	if (I2S1_TCSR & I2S_TCSR_TE) return;
    19f8:	4c28      	ldr	r4, [pc, #160]	; (1a9c <AudioOutputI2S::config_i2s()+0xa8>)
	CORE_PIN9_CONFIG  = PORT_PCR_MUX(6); // pin  9, PTC3, I2S0_TX_BCLK
	CORE_PIN11_CONFIG = PORT_PCR_MUX(6); // pin 11, PTC6, I2S0_MCLK

#elif defined(__IMXRT1062__)

	CCM_CCGR5 |= CCM_CCGR5_SAI1(CCM_CCGR_ON);
    19fa:	6feb      	ldr	r3, [r5, #124]	; 0x7c
    19fc:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
    1a00:	67eb      	str	r3, [r5, #124]	; 0x7c

	// if either transmitter or receiver is enabled, do nothing
	if (I2S1_TCSR & I2S_TCSR_TE) return;
    1a02:	68a3      	ldr	r3, [r4, #8]
    1a04:	2b00      	cmp	r3, #0
    1a06:	db45      	blt.n	1a94 <AudioOutputI2S::config_i2s()+0xa0>
	if (I2S1_RCSR & I2S_RCSR_RE) return;
    1a08:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
    1a0c:	2b00      	cmp	r3, #0
    1a0e:	db41      	blt.n	1a94 <AudioOutputI2S::config_i2s()+0xa0>

	double C = ((double)fs * 256 * n1 * n2) / 24000000;
	int c0 = C;
	int c2 = 10000;
	int c1 = C * c2 - (c0 * c2);
	set_audioClock(c0, c1, c2);
    1a10:	2300      	movs	r3, #0
    1a12:	f242 7210 	movw	r2, #10000	; 0x2710
    1a16:	f44f 610c 	mov.w	r1, #2240	; 0x8c0
    1a1a:	201c      	movs	r0, #28
    1a1c:	f004 fcfc 	bl	6418 <___Z14set_audioClockilmb_veneer>

	// clear SAI1_CLK register locations
	CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
    1a20:	69e9      	ldr	r1, [r5, #28]
		   | CCM_CSCMR1_SAI1_CLK_SEL(2); // &0x03 // (0,1,2): PLL3PFD0, PLL5, PLL4
	CCM_CS1CDR = (CCM_CS1CDR & ~(CCM_CS1CDR_SAI1_CLK_PRED_MASK | CCM_CS1CDR_SAI1_CLK_PODF_MASK))
		   | CCM_CS1CDR_SAI1_CLK_PRED(n1-1) // &0x07
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f
    1a22:	4a1f      	ldr	r2, [pc, #124]	; (1aa0 <AudioOutputI2S::config_i2s()+0xac>)
	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));

	CORE_PIN23_CONFIG = 3;  //1:MCLK
    1a24:	2603      	movs	r6, #3
	int c1 = C * c2 - (c0 * c2);
	set_audioClock(c0, c1, c2);

	// clear SAI1_CLK register locations
	CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
		   | CCM_CSCMR1_SAI1_CLK_SEL(2); // &0x03 // (0,1,2): PLL3PFD0, PLL5, PLL4
    1a26:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
	CCM_CS1CDR = (CCM_CS1CDR & ~(CCM_CS1CDR_SAI1_CLK_PRED_MASK | CCM_CS1CDR_SAI1_CLK_PODF_MASK))
		   | CCM_CS1CDR_SAI1_CLK_PRED(n1-1) // &0x07
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f

	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
    1a2a:	f8df e090 	ldr.w	lr, [pc, #144]	; 1abc <AudioOutputI2S::config_i2s()+0xc8>
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));
    1a2e:	4b1d      	ldr	r3, [pc, #116]	; (1aa4 <AudioOutputI2S::config_i2s()+0xb0>)
	CORE_PIN20_CONFIG = 3;  //1:RX_SYNC

	int rsync = 0;
	int tsync = 1;

	I2S1_TMR = 0;
    1a30:	2700      	movs	r7, #0
	int c1 = C * c2 - (c0 * c2);
	set_audioClock(c0, c1, c2);

	// clear SAI1_CLK register locations
	CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
		   | CCM_CSCMR1_SAI1_CLK_SEL(2); // &0x03 // (0,1,2): PLL3PFD0, PLL5, PLL4
    1a32:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));

	CORE_PIN23_CONFIG = 3;  //1:MCLK
    1a36:	481c      	ldr	r0, [pc, #112]	; (1aa8 <AudioOutputI2S::config_i2s()+0xb4>)
	int rsync = 0;
	int tsync = 1;

	I2S1_TMR = 0;
	//I2S1_TCSR = (1<<25); //Reset
	I2S1_TCR1 = I2S_TCR1_RFW(1);
    1a38:	f04f 0c01 	mov.w	ip, #1
	int c1 = C * c2 - (c0 * c2);
	set_audioClock(c0, c1, c2);

	// clear SAI1_CLK register locations
	CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
		   | CCM_CSCMR1_SAI1_CLK_SEL(2); // &0x03 // (0,1,2): PLL3PFD0, PLL5, PLL4
    1a3c:	61e9      	str	r1, [r5, #28]
	CCM_CS1CDR = (CCM_CS1CDR & ~(CCM_CS1CDR_SAI1_CLK_PRED_MASK | CCM_CS1CDR_SAI1_CLK_PODF_MASK))
    1a3e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
		   | CCM_CS1CDR_SAI1_CLK_PRED(n1-1) // &0x07
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f
    1a40:	400a      	ands	r2, r1
	I2S1_TMR = 0;
	//I2S1_TCSR = (1<<25); //Reset
	I2S1_TCR1 = I2S_TCR1_RFW(1);
	I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP // sync=0; tx is async;
		    | (I2S_TCR2_BCD | I2S_TCR2_DIV((1)) | I2S_TCR2_MSEL(1));
	I2S1_TCR3 = I2S_TCR3_TCE;
    1a42:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	// clear SAI1_CLK register locations
	CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
		   | CCM_CSCMR1_SAI1_CLK_SEL(2); // &0x03 // (0,1,2): PLL3PFD0, PLL5, PLL4
	CCM_CS1CDR = (CCM_CS1CDR & ~(CCM_CS1CDR_SAI1_CLK_PRED_MASK | CCM_CS1CDR_SAI1_CLK_PODF_MASK))
		   | CCM_CS1CDR_SAI1_CLK_PRED(n1-1) // &0x07
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f
    1a46:	f042 02ce 	orr.w	r2, r2, #206	; 0xce
    1a4a:	62aa      	str	r2, [r5, #40]	; 0x28

	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
    1a4c:	f8de 2004 	ldr.w	r2, [lr, #4]

	I2S1_TMR = 0;
	//I2S1_TCSR = (1<<25); //Reset
	I2S1_TCR1 = I2S_TCR1_RFW(1);
	I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP // sync=0; tx is async;
		    | (I2S_TCR2_BCD | I2S_TCR2_DIV((1)) | I2S_TCR2_MSEL(1));
    1a50:	4d16      	ldr	r5, [pc, #88]	; (1aac <AudioOutputI2S::config_i2s()+0xb8>)
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f

	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));
    1a52:	4013      	ands	r3, r2
	I2S1_TCR1 = I2S_TCR1_RFW(1);
	I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP // sync=0; tx is async;
		    | (I2S_TCR2_BCD | I2S_TCR2_DIV((1)) | I2S_TCR2_MSEL(1));
	I2S1_TCR3 = I2S_TCR3_TCE;
	I2S1_TCR4 = I2S_TCR4_FRSZ((2-1)) | I2S_TCR4_SYWD((32-1)) | I2S_TCR4_MF
		    | I2S_TCR4_FSD | I2S_TCR4_FSE | I2S_TCR4_FSP;
    1a54:	4a16      	ldr	r2, [pc, #88]	; (1ab0 <AudioOutputI2S::config_i2s()+0xbc>)
		   | CCM_CS1CDR_SAI1_CLK_PODF(n2-1); // &0x3f

	// Select MCLK
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));
    1a56:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    1a5a:	f8ce 3004 	str.w	r3, [lr, #4]

	CORE_PIN23_CONFIG = 3;  //1:MCLK
    1a5e:	f8c0 6120 	str.w	r6, [r0, #288]	; 0x120
	I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP // sync=0; tx is async;
		    | (I2S_TCR2_BCD | I2S_TCR2_DIV((1)) | I2S_TCR2_MSEL(1));
	I2S1_TCR3 = I2S_TCR3_TCE;
	I2S1_TCR4 = I2S_TCR4_FRSZ((2-1)) | I2S_TCR4_SYWD((32-1)) | I2S_TCR4_MF
		    | I2S_TCR4_FSD | I2S_TCR4_FSE | I2S_TCR4_FSP;
	I2S1_TCR5 = I2S_TCR5_WNW((32-1)) | I2S_TCR5_W0W((32-1)) | I2S_TCR5_FBT((32-1));
    1a62:	4b14      	ldr	r3, [pc, #80]	; (1ab4 <AudioOutputI2S::config_i2s()+0xc0>)
	IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1
		& ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
		| (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));

	CORE_PIN23_CONFIG = 3;  //1:MCLK
	CORE_PIN21_CONFIG = 3;  //1:RX_BCLK
    1a64:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
	CORE_PIN20_CONFIG = 3;  //1:RX_SYNC
    1a68:	f8c0 6124 	str.w	r6, [r0, #292]	; 0x124

	I2S1_RMR = 0;
	//I2S1_RCSR = (1<<25); //Reset
	I2S1_RCR1 = I2S_RCR1_RFW(1);
	I2S1_RCR2 = I2S_RCR2_SYNC(rsync) | I2S_RCR2_BCP  // sync=0; rx is async;
		    | (I2S_RCR2_BCD | I2S_RCR2_DIV((1)) | I2S_RCR2_MSEL(1));
    1a6c:	4812      	ldr	r0, [pc, #72]	; (1ab8 <AudioOutputI2S::config_i2s()+0xc4>)
	CORE_PIN20_CONFIG = 3;  //1:RX_SYNC

	int rsync = 0;
	int tsync = 1;

	I2S1_TMR = 0;
    1a6e:	6627      	str	r7, [r4, #96]	; 0x60
	//I2S1_TCSR = (1<<25); //Reset
	I2S1_TCR1 = I2S_TCR1_RFW(1);
    1a70:	f8c4 c00c 	str.w	ip, [r4, #12]
	I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP // sync=0; tx is async;
		    | (I2S_TCR2_BCD | I2S_TCR2_DIV((1)) | I2S_TCR2_MSEL(1));
    1a74:	6125      	str	r5, [r4, #16]
	I2S1_TCR3 = I2S_TCR3_TCE;
    1a76:	6161      	str	r1, [r4, #20]
	I2S1_TCR4 = I2S_TCR4_FRSZ((2-1)) | I2S_TCR4_SYWD((32-1)) | I2S_TCR4_MF
		    | I2S_TCR4_FSD | I2S_TCR4_FSE | I2S_TCR4_FSP;
    1a78:	61a2      	str	r2, [r4, #24]
	I2S1_TCR5 = I2S_TCR5_WNW((32-1)) | I2S_TCR5_W0W((32-1)) | I2S_TCR5_FBT((32-1));
    1a7a:	61e3      	str	r3, [r4, #28]

	I2S1_RMR = 0;
    1a7c:	f8c4 70e0 	str.w	r7, [r4, #224]	; 0xe0
	//I2S1_RCSR = (1<<25); //Reset
	I2S1_RCR1 = I2S_RCR1_RFW(1);
    1a80:	f8c4 c08c 	str.w	ip, [r4, #140]	; 0x8c
	I2S1_RCR2 = I2S_RCR2_SYNC(rsync) | I2S_RCR2_BCP  // sync=0; rx is async;
		    | (I2S_RCR2_BCD | I2S_RCR2_DIV((1)) | I2S_RCR2_MSEL(1));
    1a84:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	I2S1_RCR3 = I2S_RCR3_RCE;
    1a88:	f8c4 1094 	str.w	r1, [r4, #148]	; 0x94
	I2S1_RCR4 = I2S_RCR4_FRSZ((2-1)) | I2S_RCR4_SYWD((32-1)) | I2S_RCR4_MF
		    | I2S_RCR4_FSE | I2S_RCR4_FSP | I2S_RCR4_FSD;
    1a8c:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	I2S1_RCR5 = I2S_RCR5_WNW((32-1)) | I2S_RCR5_W0W((32-1)) | I2S_RCR5_FBT((32-1));
    1a90:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
    1a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a96:	bf00      	nop
    1a98:	400fc000 	.word	0x400fc000
    1a9c:	40384000 	.word	0x40384000
    1aa0:	fffffe00 	.word	0xfffffe00
    1aa4:	fff7fff8 	.word	0xfff7fff8
    1aa8:	401f8000 	.word	0x401f8000
    1aac:	47000001 	.word	0x47000001
    1ab0:	00011f1b 	.word	0x00011f1b
    1ab4:	1f1f1f00 	.word	0x1f1f1f00
    1ab8:	07000001 	.word	0x07000001
    1abc:	400ac000 	.word	0x400ac000

00001ac0 <AudioOutputI2S::begin()>:
#if defined(__IMXRT1062__)
#include "utility/imxrt_hw.h"
#endif

void AudioOutputI2S::begin(void)
{
    1ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	dma.begin(true); // Allocate the DMA channel first
    1ac2:	4c27      	ldr	r4, [pc, #156]	; (1b60 <AudioOutputI2S::begin()+0xa0>)
    1ac4:	2101      	movs	r1, #1

	block_left_1st = NULL;
    1ac6:	2500      	movs	r5, #0
	I2S0_TCSR = I2S_TCSR_SR;
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
    1ac8:	4e26      	ldr	r6, [pc, #152]	; (1b64 <AudioOutputI2S::begin()+0xa4>)
#include "utility/imxrt_hw.h"
#endif

void AudioOutputI2S::begin(void)
{
	dma.begin(true); // Allocate the DMA channel first
    1aca:	4620      	mov	r0, r4
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
	dma.TCD->BITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
	dma.TCD->DADDR = (void *)((uint32_t)&I2S1_TDR0 + 2);
    1acc:	4f26      	ldr	r7, [pc, #152]	; (1b68 <AudioOutputI2S::begin()+0xa8>)
#include "utility/imxrt_hw.h"
#endif

void AudioOutputI2S::begin(void)
{
	dma.begin(true); // Allocate the DMA channel first
    1ace:	f003 fa25 	bl	4f1c <DMAChannel::begin(bool)>

	block_left_1st = NULL;
    1ad2:	4a26      	ldr	r2, [pc, #152]	; (1b6c <AudioOutputI2S::begin()+0xac>)
	block_right_1st = NULL;
    1ad4:	4b26      	ldr	r3, [pc, #152]	; (1b70 <AudioOutputI2S::begin()+0xb0>)

void AudioOutputI2S::begin(void)
{
	dma.begin(true); // Allocate the DMA channel first

	block_left_1st = NULL;
    1ad6:	6015      	str	r5, [r2, #0]
	block_right_1st = NULL;
    1ad8:	601d      	str	r5, [r3, #0]

	config_i2s();
    1ada:	f7ff ff8b 	bl	19f4 <AudioOutputI2S::config_i2s()>

	I2S0_TCSR = I2S_TCSR_SR;
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
    1ade:	4b25      	ldr	r3, [pc, #148]	; (1b74 <AudioOutputI2S::begin()+0xb4>)
    1ae0:	2203      	movs	r2, #3
	dma.TCD->SADDR = i2s_tx_buffer;
	dma.TCD->SOFF = 2;
    1ae2:	2002      	movs	r0, #2
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
    1ae4:	f240 1101 	movw	r1, #257	; 0x101

	I2S0_TCSR = I2S_TCSR_SR;
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
    1ae8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	dma.TCD->SOFF = 2;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
    1aec:	f44f 7280 	mov.w	r2, #256	; 0x100
	I2S0_TCSR = I2S_TCSR_SR;
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
    1af0:	6823      	ldr	r3, [r4, #0]
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
	dma.TCD->BITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
    1af2:	f04f 0e06 	mov.w	lr, #6
	I2S0_TCSR = I2S_TCSR_SR;
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
    1af6:	601e      	str	r6, [r3, #0]
	dma.TCD->SOFF = 2;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
    1af8:	4e1f      	ldr	r6, [pc, #124]	; (1b78 <AudioOutputI2S::begin()+0xb8>)
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
    1afa:	82da      	strh	r2, [r3, #22]
	I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
	dma.TCD->SOFF = 2;
    1afc:	8098      	strh	r0, [r3, #4]
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
	dma.TCD->BITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
    1afe:	83da      	strh	r2, [r3, #30]

#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
	dma.TCD->SOFF = 2;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
    1b00:	80d9      	strh	r1, [r3, #6]
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
    1b02:	60de      	str	r6, [r3, #12]
	// trigger moves a single data unit, which is typically 8, 16 or
	// 32 bits.  If a channel is configured for 200 transfers

	// Use a hardware trigger to make the DMA channel run
	void triggerAtHardwareEvent(uint8_t source) {
		volatile uint32_t *mux = &DMAMUX_CHCFG0 + channel;
    1b04:	7921      	ldrb	r1, [r4, #4]
    1b06:	4a1d      	ldr	r2, [pc, #116]	; (1b7c <AudioOutputI2S::begin()+0xbc>)
		//mux = (volatile uint32_t *)&(DMAMUX_CHCFG0) + channel;
		*mux = 0;
		*mux = (source & 0x7F) | DMAMUX_CHCFG_ENBL;
    1b08:	4e1d      	ldr	r6, [pc, #116]	; (1b80 <AudioOutputI2S::begin()+0xc0>)
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
	dma.TCD->BITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
    1b0a:	f8a3 e01c 	strh.w	lr, [r3, #28]
#elif defined(__IMXRT1062__)
	CORE_PIN7_CONFIG  = 3;  //1:TX_DATA0
	dma.TCD->SADDR = i2s_tx_buffer;
	dma.TCD->SOFF = 2;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
    1b0e:	6098      	str	r0, [r3, #8]
	dma.TCD->DOFF = 0;
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
	dma.TCD->BITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
	dma.TCD->DADDR = (void *)((uint32_t)&I2S1_TDR0 + 2);
    1b10:	611f      	str	r7, [r3, #16]
	dma.TCD->SADDR = i2s_tx_buffer;
	dma.TCD->SOFF = 2;
	dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
	dma.TCD->NBYTES_MLNO = 2;
	dma.TCD->SLAST = -sizeof(i2s_tx_buffer);
	dma.TCD->DOFF = 0;
    1b12:	829d      	strh	r5, [r3, #20]
	dma.TCD->CITER_ELINKNO = sizeof(i2s_tx_buffer) / 2;
	dma.TCD->DLASTSGA = 0;
    1b14:	619d      	str	r5, [r3, #24]
	/***************************************/
	/**    Enable / Disable               **/
	/***************************************/

	void enable(void) {
		DMA_SERQ = channel;
    1b16:	481b      	ldr	r0, [pc, #108]	; (1b84 <AudioOutputI2S::begin()+0xc4>)

	// Use a hardware trigger to make the DMA channel run
	void triggerAtHardwareEvent(uint8_t source) {
		volatile uint32_t *mux = &DMAMUX_CHCFG0 + channel;
		//mux = (volatile uint32_t *)&(DMAMUX_CHCFG0) + channel;
		*mux = 0;
    1b18:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
	dma.TCD->DADDR = (void *)((uint32_t)&I2S1_TDR0 + 2);
	dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_TX);
	dma.enable();

	I2S1_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE;
    1b1c:	4b1a      	ldr	r3, [pc, #104]	; (1b88 <AudioOutputI2S::begin()+0xc8>)
		*mux = (source & 0x7F) | DMAMUX_CHCFG_ENBL;
    1b1e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
    1b22:	7922      	ldrb	r2, [r4, #4]
	I2S1_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;
    1b24:	4919      	ldr	r1, [pc, #100]	; (1b8c <AudioOutputI2S::begin()+0xcc>)
	/***************************************/
	/**    Enable / Disable               **/
	/***************************************/

	void enable(void) {
		DMA_SERQ = channel;
    1b26:	76c2      	strb	r2, [r0, #27]
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
	dma.TCD->DADDR = (void *)((uint32_t)&I2S1_TDR0 + 2);
	dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_TX);
	dma.enable();

	I2S1_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE;
    1b28:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
	I2S1_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;
#endif
	update_responsibility = update_setup();
    1b2c:	4f18      	ldr	r7, [pc, #96]	; (1b90 <AudioOutputI2S::begin()+0xd0>)
	dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
	dma.TCD->DADDR = (void *)((uint32_t)&I2S1_TDR0 + 2);
	dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_TX);
	dma.enable();

	I2S1_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE;
    1b2e:	f042 4210 	orr.w	r2, r2, #2415919104	; 0x90000000

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    1b32:	4e18      	ldr	r6, [pc, #96]	; (1b94 <AudioOutputI2S::begin()+0xd4>)
    1b34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	I2S1_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;
    1b38:	6099      	str	r1, [r3, #8]
#endif
	update_responsibility = update_setup();
    1b3a:	f003 f9cf 	bl	4edc <AudioStream::update_setup()>
    1b3e:	7923      	ldrb	r3, [r4, #4]
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    1b40:	2201      	movs	r2, #1

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    1b42:	4c15      	ldr	r4, [pc, #84]	; (1b98 <AudioOutputI2S::begin()+0xd8>)
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    1b44:	f003 011f 	and.w	r1, r3, #31

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    1b48:	f103 0510 	add.w	r5, r3, #16
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    1b4c:	115b      	asrs	r3, r3, #5
    1b4e:	7038      	strb	r0, [r7, #0]
    1b50:	408a      	lsls	r2, r1
    1b52:	4912      	ldr	r1, [pc, #72]	; (1b9c <AudioOutputI2S::begin()+0xdc>)

	// An interrupt routine can be run when the DMA channel completes
	// the entire transfer, and also optionally when half of the
	// transfer is completed.
	void attachInterrupt(void (*isr)(void)) {
		_VectorsRam[channel + IRQ_DMA_CH0 + 16] = isr;
    1b54:	f844 6025 	str.w	r6, [r4, r5, lsl #2]
		NVIC_ENABLE_IRQ(IRQ_DMA_CH0 + channel);
    1b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    1b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b5e:	bf00      	nop
    1b60:	20006820 	.word	0x20006820
    1b64:	20200c40 	.word	0x20200c40
    1b68:	40384022 	.word	0x40384022
    1b6c:	20006830 	.word	0x20006830
    1b70:	20006828 	.word	0x20006828
    1b74:	401f8000 	.word	0x401f8000
    1b78:	fffffe00 	.word	0xfffffe00
    1b7c:	400ec000 	.word	0x400ec000
    1b80:	80000014 	.word	0x80000014
    1b84:	400e8000 	.word	0x400e8000
    1b88:	40384000 	.word	0x40384000
    1b8c:	90000001 	.word	0x90000001
    1b90:	20006838 	.word	0x20006838
    1b94:	00001805 	.word	0x00001805
    1b98:	20007000 	.word	0x20007000
    1b9c:	e000e100 	.word	0xe000e100

00001ba0 <_GLOBAL__sub_I__ZN14AudioOutputI2S14block_left_1stE>:
audio_block_t * AudioOutputI2S::block_left_2nd = NULL;
audio_block_t * AudioOutputI2S::block_right_2nd = NULL;
uint16_t  AudioOutputI2S::block_left_offset = 0;
uint16_t  AudioOutputI2S::block_right_offset = 0;
bool AudioOutputI2S::update_responsibility = false;
DMAChannel AudioOutputI2S::dma(false);
    1ba0:	4a02      	ldr	r2, [pc, #8]	; (1bac <_GLOBAL__sub_I__ZN14AudioOutputI2S14block_left_1stE+0xc>)
    1ba2:	4903      	ldr	r1, [pc, #12]	; (1bb0 <_GLOBAL__sub_I__ZN14AudioOutputI2S14block_left_1stE+0x10>)
    1ba4:	4803      	ldr	r0, [pc, #12]	; (1bb4 <_GLOBAL__sub_I__ZN14AudioOutputI2S14block_left_1stE+0x14>)
    1ba6:	f003 bf47 	b.w	5a38 <__aeabi_atexit>
    1baa:	bf00      	nop
    1bac:	20004504 	.word	0x20004504
    1bb0:	00001289 	.word	0x00001289
    1bb4:	20006820 	.word	0x20006820

00001bb8 <_GLOBAL__sub_I__ZN15AudioOutputI2S214block_left_1stE>:
audio_block_t * AudioOutputI2S2::block_left_2nd = NULL;
audio_block_t * AudioOutputI2S2::block_right_2nd = NULL;
uint16_t  AudioOutputI2S2::block_left_offset = 0;
uint16_t  AudioOutputI2S2::block_right_offset = 0;
bool AudioOutputI2S2::update_responsibility = false;
DMAChannel AudioOutputI2S2::dma(false);
    1bb8:	4a02      	ldr	r2, [pc, #8]	; (1bc4 <_GLOBAL__sub_I__ZN15AudioOutputI2S214block_left_1stE+0xc>)
    1bba:	4903      	ldr	r1, [pc, #12]	; (1bc8 <_GLOBAL__sub_I__ZN15AudioOutputI2S214block_left_1stE+0x10>)
    1bbc:	4803      	ldr	r0, [pc, #12]	; (1bcc <_GLOBAL__sub_I__ZN15AudioOutputI2S214block_left_1stE+0x14>)
    1bbe:	f003 bf3b 	b.w	5a38 <__aeabi_atexit>
    1bc2:	bf00      	nop
    1bc4:	20004504 	.word	0x20004504
    1bc8:	00001289 	.word	0x00001289
    1bcc:	20006840 	.word	0x20006840

00001bd0 <_GLOBAL__sub_I__ZN17AudioOutputI2SHex13block_ch1_1stE>:
uint16_t  AudioOutputI2SHex::ch4_offset = 0;
uint16_t  AudioOutputI2SHex::ch5_offset = 0;
uint16_t  AudioOutputI2SHex::ch6_offset = 0;
bool AudioOutputI2SHex::update_responsibility = false;
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES*3];
DMAChannel AudioOutputI2SHex::dma(false);
    1bd0:	4a02      	ldr	r2, [pc, #8]	; (1bdc <_GLOBAL__sub_I__ZN17AudioOutputI2SHex13block_ch1_1stE+0xc>)
    1bd2:	4903      	ldr	r1, [pc, #12]	; (1be0 <_GLOBAL__sub_I__ZN17AudioOutputI2SHex13block_ch1_1stE+0x10>)
    1bd4:	4803      	ldr	r0, [pc, #12]	; (1be4 <_GLOBAL__sub_I__ZN17AudioOutputI2SHex13block_ch1_1stE+0x14>)
    1bd6:	f003 bf2f 	b.w	5a38 <__aeabi_atexit>
    1bda:	bf00      	nop
    1bdc:	20004504 	.word	0x20004504
    1be0:	00001289 	.word	0x00001289
    1be4:	20006848 	.word	0x20006848

00001be8 <_GLOBAL__sub_I__ZN17AudioOutputI2SOct13block_ch1_1stE>:
uint16_t  AudioOutputI2SOct::ch6_offset = 0;
uint16_t  AudioOutputI2SOct::ch7_offset = 0;
uint16_t  AudioOutputI2SOct::ch8_offset = 0;
bool AudioOutputI2SOct::update_responsibility = false;
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES*4];
DMAChannel AudioOutputI2SOct::dma(false);
    1be8:	4a02      	ldr	r2, [pc, #8]	; (1bf4 <_GLOBAL__sub_I__ZN17AudioOutputI2SOct13block_ch1_1stE+0xc>)
    1bea:	4903      	ldr	r1, [pc, #12]	; (1bf8 <_GLOBAL__sub_I__ZN17AudioOutputI2SOct13block_ch1_1stE+0x10>)
    1bec:	4803      	ldr	r0, [pc, #12]	; (1bfc <_GLOBAL__sub_I__ZN17AudioOutputI2SOct13block_ch1_1stE+0x14>)
    1bee:	f003 bf23 	b.w	5a38 <__aeabi_atexit>
    1bf2:	bf00      	nop
    1bf4:	20004504 	.word	0x20004504
    1bf8:	00001289 	.word	0x00001289
    1bfc:	20006850 	.word	0x20006850

00001c00 <_GLOBAL__sub_I__ZN18AudioOutputI2SQuad13block_ch1_1stE>:
uint16_t  AudioOutputI2SQuad::ch2_offset = 0;
uint16_t  AudioOutputI2SQuad::ch3_offset = 0;
uint16_t  AudioOutputI2SQuad::ch4_offset = 0;
bool AudioOutputI2SQuad::update_responsibility = false;
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES*2];
DMAChannel AudioOutputI2SQuad::dma(false);
    1c00:	4a02      	ldr	r2, [pc, #8]	; (1c0c <_GLOBAL__sub_I__ZN18AudioOutputI2SQuad13block_ch1_1stE+0xc>)
    1c02:	4903      	ldr	r1, [pc, #12]	; (1c10 <_GLOBAL__sub_I__ZN18AudioOutputI2SQuad13block_ch1_1stE+0x10>)
    1c04:	4803      	ldr	r0, [pc, #12]	; (1c14 <_GLOBAL__sub_I__ZN18AudioOutputI2SQuad13block_ch1_1stE+0x14>)
    1c06:	f003 bf17 	b.w	5a38 <__aeabi_atexit>
    1c0a:	bf00      	nop
    1c0c:	20004504 	.word	0x20004504
    1c10:	00001289 	.word	0x00001289
    1c14:	20006858 	.word	0x20006858

00001c18 <_GLOBAL__sub_I__ZN14AudioOutputMQS14block_left_1stE>:
audio_block_t * AudioOutputMQS::block_left_2nd = NULL;
audio_block_t * AudioOutputMQS::block_right_2nd = NULL;
uint16_t  AudioOutputMQS::block_left_offset = 0;
uint16_t  AudioOutputMQS::block_right_offset = 0;
bool AudioOutputMQS::update_responsibility = false;
DMAChannel AudioOutputMQS::dma(false);
    1c18:	4a02      	ldr	r2, [pc, #8]	; (1c24 <_GLOBAL__sub_I__ZN14AudioOutputMQS14block_left_1stE+0xc>)
    1c1a:	4903      	ldr	r1, [pc, #12]	; (1c28 <_GLOBAL__sub_I__ZN14AudioOutputMQS14block_left_1stE+0x10>)
    1c1c:	4803      	ldr	r0, [pc, #12]	; (1c2c <_GLOBAL__sub_I__ZN14AudioOutputMQS14block_left_1stE+0x14>)
    1c1e:	f003 bf0b 	b.w	5a38 <__aeabi_atexit>
    1c22:	bf00      	nop
    1c24:	20004504 	.word	0x20004504
    1c28:	00001289 	.word	0x00001289
    1c2c:	20006860 	.word	0x20006860

00001c30 <_GLOBAL__sub_I__ZN17AudioOutputPT821114block_left_1stE>:
#if defined(AUDIO_PT8211_OVERSAMPLING)
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES*4];
#else
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES];
#endif
DMAChannel AudioOutputPT8211::dma(false);
    1c30:	4a02      	ldr	r2, [pc, #8]	; (1c3c <_GLOBAL__sub_I__ZN17AudioOutputPT821114block_left_1stE+0xc>)
    1c32:	4903      	ldr	r1, [pc, #12]	; (1c40 <_GLOBAL__sub_I__ZN17AudioOutputPT821114block_left_1stE+0x10>)
    1c34:	4803      	ldr	r0, [pc, #12]	; (1c44 <_GLOBAL__sub_I__ZN17AudioOutputPT821114block_left_1stE+0x14>)
    1c36:	f003 beff 	b.w	5a38 <__aeabi_atexit>
    1c3a:	bf00      	nop
    1c3c:	20004504 	.word	0x20004504
    1c40:	00001289 	.word	0x00001289
    1c44:	20006868 	.word	0x20006868

00001c48 <_GLOBAL__sub_I__ZN19AudioOutputPT8211_214block_left_1stE>:
#if defined(AUDIO_PT8211_OVERSAMPLING)
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES*4];
#else
DMAMEM __attribute__((aligned(32))) static uint32_t i2s_tx_buffer[AUDIO_BLOCK_SAMPLES];
#endif
DMAChannel AudioOutputPT8211_2::dma(false);
    1c48:	4a02      	ldr	r2, [pc, #8]	; (1c54 <_GLOBAL__sub_I__ZN19AudioOutputPT8211_214block_left_1stE+0xc>)
    1c4a:	4903      	ldr	r1, [pc, #12]	; (1c58 <_GLOBAL__sub_I__ZN19AudioOutputPT8211_214block_left_1stE+0x10>)
    1c4c:	4803      	ldr	r0, [pc, #12]	; (1c5c <_GLOBAL__sub_I__ZN19AudioOutputPT8211_214block_left_1stE+0x14>)
    1c4e:	f003 bef3 	b.w	5a38 <__aeabi_atexit>
    1c52:	bf00      	nop
    1c54:	20004504 	.word	0x20004504
    1c58:	00001289 	.word	0x00001289
    1c5c:	20006870 	.word	0x20006870

00001c60 <_GLOBAL__sub_I__ZN16AudioOutputSPDIF14block_left_1stE>:
audio_block_t * AudioOutputSPDIF::block_left_2nd = NULL;
audio_block_t * AudioOutputSPDIF::block_right_2nd = NULL;
uint16_t  AudioOutputSPDIF::block_left_offset = 0;
uint16_t  AudioOutputSPDIF::block_right_offset = 0;
bool AudioOutputSPDIF::update_responsibility = false;
DMAChannel AudioOutputSPDIF::dma(false);
    1c60:	4a02      	ldr	r2, [pc, #8]	; (1c6c <_GLOBAL__sub_I__ZN16AudioOutputSPDIF14block_left_1stE+0xc>)
    1c62:	4903      	ldr	r1, [pc, #12]	; (1c70 <_GLOBAL__sub_I__ZN16AudioOutputSPDIF14block_left_1stE+0x10>)
    1c64:	4803      	ldr	r0, [pc, #12]	; (1c74 <_GLOBAL__sub_I__ZN16AudioOutputSPDIF14block_left_1stE+0x14>)
    1c66:	f003 bee7 	b.w	5a38 <__aeabi_atexit>
    1c6a:	bf00      	nop
    1c6c:	20004504 	.word	0x20004504
    1c70:	00001289 	.word	0x00001289
    1c74:	20006878 	.word	0x20006878

00001c78 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF214block_left_1stE>:
audio_block_t * AudioOutputSPDIF2::block_left_2nd = NULL;
audio_block_t * AudioOutputSPDIF2::block_right_2nd = NULL;
uint16_t  AudioOutputSPDIF2::block_left_offset = 0;
uint16_t  AudioOutputSPDIF2::block_right_offset = 0;
bool AudioOutputSPDIF2::update_responsibility = false;
DMAChannel AudioOutputSPDIF2::dma(false);
    1c78:	4a02      	ldr	r2, [pc, #8]	; (1c84 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF214block_left_1stE+0xc>)
    1c7a:	4903      	ldr	r1, [pc, #12]	; (1c88 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF214block_left_1stE+0x10>)
    1c7c:	4803      	ldr	r0, [pc, #12]	; (1c8c <_GLOBAL__sub_I__ZN17AudioOutputSPDIF214block_left_1stE+0x14>)
    1c7e:	f003 bedb 	b.w	5a38 <__aeabi_atexit>
    1c82:	bf00      	nop
    1c84:	20004504 	.word	0x20004504
    1c88:	00001289 	.word	0x00001289
    1c8c:	20006880 	.word	0x20006880

00001c90 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF314block_left_1stE>:
audio_block_t * AudioOutputSPDIF3::block_left_1st = nullptr;
audio_block_t * AudioOutputSPDIF3::block_right_1st = nullptr;
audio_block_t * AudioOutputSPDIF3::block_left_2nd = nullptr;
audio_block_t * AudioOutputSPDIF3::block_right_2nd = nullptr;
bool AudioOutputSPDIF3::update_responsibility = false;
DMAChannel AudioOutputSPDIF3::dma(false);
    1c90:	4a02      	ldr	r2, [pc, #8]	; (1c9c <_GLOBAL__sub_I__ZN17AudioOutputSPDIF314block_left_1stE+0xc>)
    1c92:	4903      	ldr	r1, [pc, #12]	; (1ca0 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF314block_left_1stE+0x10>)
    1c94:	4803      	ldr	r0, [pc, #12]	; (1ca4 <_GLOBAL__sub_I__ZN17AudioOutputSPDIF314block_left_1stE+0x14>)
    1c96:	f003 becf 	b.w	5a38 <__aeabi_atexit>
    1c9a:	bf00      	nop
    1c9c:	20004504 	.word	0x20004504
    1ca0:	00001289 	.word	0x00001289
    1ca4:	20006888 	.word	0x20006888

00001ca8 <_GLOBAL__sub_I__ZN14AudioOutputTDM11block_inputE>:
audio_block_t * AudioOutputTDM::block_input[16] = {
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr,
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr
};
bool AudioOutputTDM::update_responsibility = false;
DMAChannel AudioOutputTDM::dma(false);
    1ca8:	4a02      	ldr	r2, [pc, #8]	; (1cb4 <_GLOBAL__sub_I__ZN14AudioOutputTDM11block_inputE+0xc>)
    1caa:	4903      	ldr	r1, [pc, #12]	; (1cb8 <_GLOBAL__sub_I__ZN14AudioOutputTDM11block_inputE+0x10>)
    1cac:	4803      	ldr	r0, [pc, #12]	; (1cbc <_GLOBAL__sub_I__ZN14AudioOutputTDM11block_inputE+0x14>)
    1cae:	f003 bec3 	b.w	5a38 <__aeabi_atexit>
    1cb2:	bf00      	nop
    1cb4:	20004504 	.word	0x20004504
    1cb8:	00001289 	.word	0x00001289
    1cbc:	20006890 	.word	0x20006890

00001cc0 <_GLOBAL__sub_I__ZN15AudioOutputTDM211block_inputE>:
audio_block_t * AudioOutputTDM2::block_input[16] = {
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr,
	nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr
};
bool AudioOutputTDM2::update_responsibility = false;
DMAChannel AudioOutputTDM2::dma(false);
    1cc0:	4a02      	ldr	r2, [pc, #8]	; (1ccc <_GLOBAL__sub_I__ZN15AudioOutputTDM211block_inputE+0xc>)
    1cc2:	4903      	ldr	r1, [pc, #12]	; (1cd0 <_GLOBAL__sub_I__ZN15AudioOutputTDM211block_inputE+0x10>)
    1cc4:	4803      	ldr	r0, [pc, #12]	; (1cd4 <_GLOBAL__sub_I__ZN15AudioOutputTDM211block_inputE+0x14>)
    1cc6:	f003 beb7 	b.w	5a38 <__aeabi_atexit>
    1cca:	bf00      	nop
    1ccc:	20004504 	.word	0x20004504
    1cd0:	00001289 	.word	0x00001289
    1cd4:	20006898 	.word	0x20006898

00001cd8 <EventResponder::triggerEvent(int, void*)>:
	}

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
    1cd8:	b410      	push	{r4}
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
    1cda:	7f04      	ldrb	r4, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    1cdc:	6041      	str	r1, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
    1cde:	2c02      	cmp	r4, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
    1ce0:	60c2      	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
    1ce2:	d003      	beq.n	1cec <EventResponder::triggerEvent(int, void*)+0x14>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
		}
	}
    1ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    1ce8:	f003 b982 	b.w	4ff0 <EventResponder::triggerEventNotImmediate()>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    1cec:	6883      	ldr	r3, [r0, #8]
		} else {
			triggerEventNotImmediate();
		}
	}
    1cee:	f85d 4b04 	ldr.w	r4, [sp], #4
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    1cf2:	4718      	bx	r3

00001cf4 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]>:
	if (interruptMask[n >> 5] == 0) {
		interruptMasksUsed &= ~(1 << (n >> 5));
	}
}

void SPIClass::transfer(const void * buf, void * retbuf, size_t count)
    1cf4:	b470      	push	{r4, r5, r6}
    uint8_t *p_read = (uint8_t*)retbuf;
    size_t count_read = count;

	// Pass 1 keep it simple and don't try packing 8 bits into 16 yet..
	// Lets clear the reader queue
	port().CR = LPSPI_CR_RRF | LPSPI_CR_MEN;	// clear the queue and make sure still enabled. 
    1cf6:	f240 2501 	movw	r5, #513	; 0x201
    1cfa:	6804      	ldr	r4, [r0, #0]
    1cfc:	6125      	str	r5, [r4, #16]

	while (count > 0) {
    1cfe:	b31b      	cbz	r3, 1d48 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x54>
    1d00:	461e      	mov	r6, r3
		// Push out the next byte; 
		port().TDR = p_write? *p_write++ : _transferWriteFill;
    1d02:	b1f1      	cbz	r1, 1d42 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x4e>
    1d04:	780d      	ldrb	r5, [r1, #0]
    1d06:	3101      	adds	r1, #1
		count--; // how many bytes left to output.
    1d08:	3b01      	subs	r3, #1
	// Lets clear the reader queue
	port().CR = LPSPI_CR_RRF | LPSPI_CR_MEN;	// clear the queue and make sure still enabled. 

	while (count > 0) {
		// Push out the next byte; 
		port().TDR = p_write? *p_write++ : _transferWriteFill;
    1d0a:	6665      	str	r5, [r4, #100]	; 0x64
		count--; // how many bytes left to output.
		// Make sure queue is not full before pushing next byte out
		do {
			if ((port().RSR & LPSPI_RSR_RXEMPTY) == 0)  {
    1d0c:	6f25      	ldr	r5, [r4, #112]	; 0x70
    1d0e:	07ad      	lsls	r5, r5, #30
    1d10:	d406      	bmi.n	1d20 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x2c>
				uint8_t b = port().RDR;  // Read any pending RX bytes in
    1d12:	6f65      	ldr	r5, [r4, #116]	; 0x74
				if (p_read) *p_read++ = b; 
				count_read--;
    1d14:	3e01      	subs	r6, #1
		port().TDR = p_write? *p_write++ : _transferWriteFill;
		count--; // how many bytes left to output.
		// Make sure queue is not full before pushing next byte out
		do {
			if ((port().RSR & LPSPI_RSR_RXEMPTY) == 0)  {
				uint8_t b = port().RDR;  // Read any pending RX bytes in
    1d16:	b2ed      	uxtb	r5, r5
				if (p_read) *p_read++ = b; 
    1d18:	b112      	cbz	r2, 1d20 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x2c>
    1d1a:	7015      	strb	r5, [r2, #0]
    1d1c:	3201      	adds	r2, #1
    1d1e:	6804      	ldr	r4, [r0, #0]
				count_read--;
			}
		} while ((port().SR & LPSPI_SR_TDF) == 0) ;
    1d20:	6965      	ldr	r5, [r4, #20]
	while (count > 0) {
		// Push out the next byte; 
		port().TDR = p_write? *p_write++ : _transferWriteFill;
		count--; // how many bytes left to output.
		// Make sure queue is not full before pushing next byte out
		do {
    1d22:	07ed      	lsls	r5, r5, #31
    1d24:	d5f2      	bpl.n	1d0c <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x18>

	// Pass 1 keep it simple and don't try packing 8 bits into 16 yet..
	// Lets clear the reader queue
	port().CR = LPSPI_CR_RRF | LPSPI_CR_MEN;	// clear the queue and make sure still enabled. 

	while (count > 0) {
    1d26:	2b00      	cmp	r3, #0
    1d28:	d1eb      	bne.n	1d02 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0xe>
		} while ((port().SR & LPSPI_SR_TDF) == 0) ;

	}

	// now lets wait for all of the read bytes to be returned...
	while (count_read) {
    1d2a:	b16e      	cbz	r6, 1d48 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x54>
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    1d2c:	6801      	ldr	r1, [r0, #0]
		if ((port().RSR & LPSPI_RSR_RXEMPTY) == 0)  {
    1d2e:	6f0b      	ldr	r3, [r1, #112]	; 0x70
    1d30:	079b      	lsls	r3, r3, #30
    1d32:	d4fc      	bmi.n	1d2e <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x3a>
			uint8_t b = port().RDR;  // Read any pending RX bytes in
    1d34:	6f4b      	ldr	r3, [r1, #116]	; 0x74
    1d36:	b2db      	uxtb	r3, r3
			if (p_read) *p_read++ = b; 
    1d38:	b10a      	cbz	r2, 1d3e <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x4a>
    1d3a:	7013      	strb	r3, [r2, #0]
    1d3c:	3201      	adds	r2, #1
			count_read--;
    1d3e:	3e01      	subs	r6, #1
    1d40:	e7f3      	b.n	1d2a <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x36>
	// Lets clear the reader queue
	port().CR = LPSPI_CR_RRF | LPSPI_CR_MEN;	// clear the queue and make sure still enabled. 

	while (count > 0) {
		// Push out the next byte; 
		port().TDR = p_write? *p_write++ : _transferWriteFill;
    1d42:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
    1d46:	e7df      	b.n	1d08 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]+0x14>
			uint8_t b = port().RDR;  // Read any pending RX bytes in
			if (p_read) *p_read++ = b; 
			count_read--;
		}
	}
}
    1d48:	bc70      	pop	{r4, r5, r6}
    1d4a:	4770      	bx	lr

00001d4c <_spi_dma_rxISR0()>:
	// Save back out
	port().TCR = tcr;

}

void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
    1d4c:	b5f0      	push	{r4, r5, r6, r7, lr}

//-------------------------------------------------------------------------
// DMA RX ISR
//-------------------------------------------------------------------------
void SPIClass::dma_rxisr(void) {
	_dmaRX->clearInterrupt();
    1d4e:	4c30      	ldr	r4, [pc, #192]	; (1e10 <_spi_dma_rxISR0()+0xc4>)
	void detachInterrupt(void) {
		NVIC_DISABLE_IRQ(IRQ_DMA_CH0 + channel);
	}

	void clearInterrupt(void) {
		DMA_CINT = channel;
    1d50:	4b30      	ldr	r3, [pc, #192]	; (1e14 <_spi_dma_rxISR0()+0xc8>)
    1d52:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	_dmaTX->clearComplete();
    1d54:	6c65      	ldr	r5, [r4, #68]	; 0x44
    1d56:	7901      	ldrb	r1, [r0, #4]
	_dmaRX->clearComplete();

	if (_dma_count_remaining) {
    1d58:	6c22      	ldr	r2, [r4, #64]	; 0x40
    1d5a:	77d9      	strb	r1, [r3, #31]
    1d5c:	7929      	ldrb	r1, [r5, #4]
	bool complete(void) {
		if (TCD->CSR & DMA_TCD_CSR_DONE) return true;
		return false;
	}
	void clearComplete(void) {
		DMA_CDNE = channel;
    1d5e:	7719      	strb	r1, [r3, #28]
    1d60:	7901      	ldrb	r1, [r0, #4]
    1d62:	7719      	strb	r1, [r3, #28]
    1d64:	b1fa      	cbz	r2, 1da6 <_spi_dma_rxISR0()+0x5a>
		// What do I need to do to start it back up again...
		// We will use the BITR/CITR from RX as TX may have prefed some stuff
		if (_dma_count_remaining > MAX_DMA_COUNT) {
    1d66:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    1d6a:	d218      	bcs.n	1d9e <_spi_dma_rxISR0()+0x52>
    1d6c:	682b      	ldr	r3, [r5, #0]
#ifndef TRANSFER_COUNT_FIXED
inline void DMAChanneltransferCount(DMAChannel * dmac, unsigned int len) {
	// note does no validation of length...
	DMABaseClass::TCD_t *tcd = dmac->TCD;
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
		tcd->BITER = len & 0x7fff;
    1d6e:	b292      	uxth	r2, r2
//=========================================================================
#ifndef TRANSFER_COUNT_FIXED
inline void DMAChanneltransferCount(DMAChannel * dmac, unsigned int len) {
	// note does no validation of length...
	DMABaseClass::TCD_t *tcd = dmac->TCD;
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
    1d70:	8bd9      	ldrh	r1, [r3, #30]
    1d72:	040e      	lsls	r6, r1, #16
    1d74:	d43b      	bmi.n	1dee <_spi_dma_rxISR0()+0xa2>
		tcd->BITER = len & 0x7fff;
    1d76:	83da      	strh	r2, [r3, #30]
	} else {
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
	}
	tcd->CITER = tcd->BITER; 
    1d78:	8bd9      	ldrh	r1, [r3, #30]
    1d7a:	b289      	uxth	r1, r1
    1d7c:	82d9      	strh	r1, [r3, #22]
    1d7e:	6803      	ldr	r3, [r0, #0]
//=========================================================================
#ifndef TRANSFER_COUNT_FIXED
inline void DMAChanneltransferCount(DMAChannel * dmac, unsigned int len) {
	// note does no validation of length...
	DMABaseClass::TCD_t *tcd = dmac->TCD;
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
    1d80:	8bd9      	ldrh	r1, [r3, #30]
    1d82:	0409      	lsls	r1, r1, #16
    1d84:	d42c      	bmi.n	1de0 <_spi_dma_rxISR0()+0x94>
		tcd->BITER = len & 0x7fff;
	} else {
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
    1d86:	83da      	strh	r2, [r3, #30]
			_dma_count_remaining -= MAX_DMA_COUNT;
		} else {
			DMAChanneltransferCount(_dmaTX, _dma_count_remaining);
			DMAChanneltransferCount(_dmaRX, _dma_count_remaining);

			_dma_count_remaining = 0;
    1d88:	2100      	movs	r1, #0
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
		tcd->BITER = len & 0x7fff;
	} else {
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
	}
	tcd->CITER = tcd->BITER; 
    1d8a:	8bda      	ldrh	r2, [r3, #30]
    1d8c:	b292      	uxth	r2, r2
    1d8e:	82da      	strh	r2, [r3, #22]
			_dma_count_remaining -= MAX_DMA_COUNT;
		} else {
			DMAChanneltransferCount(_dmaTX, _dma_count_remaining);
			DMAChanneltransferCount(_dmaRX, _dma_count_remaining);

			_dma_count_remaining = 0;
    1d90:	6421      	str	r1, [r4, #64]	; 0x40
    1d92:	7902      	ldrb	r2, [r0, #4]
	/***************************************/
	/**    Enable / Disable               **/
	/***************************************/

	void enable(void) {
		DMA_SERQ = channel;
    1d94:	4b1f      	ldr	r3, [pc, #124]	; (1e14 <_spi_dma_rxISR0()+0xc8>)
    1d96:	76da      	strb	r2, [r3, #27]
    1d98:	792a      	ldrb	r2, [r5, #4]
    1d9a:	76da      	strb	r2, [r3, #27]
    1d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

	if (_dma_count_remaining) {
		// What do I need to do to start it back up again...
		// We will use the BITR/CITR from RX as TX may have prefed some stuff
		if (_dma_count_remaining > MAX_DMA_COUNT) {
			_dma_count_remaining -= MAX_DMA_COUNT;
    1d9e:	4b1e      	ldr	r3, [pc, #120]	; (1e18 <_spi_dma_rxISR0()+0xcc>)
    1da0:	4413      	add	r3, r2
    1da2:	6423      	str	r3, [r4, #64]	; 0x40
    1da4:	e7f5      	b.n	1d92 <_spi_dma_rxISR0()+0x46>

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
		_dma_event_responder->triggerEvent();
    1da6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
		}
		_dmaRX->enable();
		_dmaTX->enable();
	} else {

		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
    1da8:	250f      	movs	r5, #15
    1daa:	6823      	ldr	r3, [r4, #0]
 		port().DER = 0;		// DMA no longer doing TX (or RX)

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
    1dac:	f240 3e01 	movw	lr, #769	; 0x301
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
		_dma_event_responder->triggerEvent();
    1db0:	6801      	ldr	r1, [r0, #0]

		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
 		port().DER = 0;		// DMA no longer doing TX (or RX)

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...
    1db2:	f44f 577c 	mov.w	r7, #16128	; 0x3f00
		}
		_dmaRX->enable();
		_dmaTX->enable();
	} else {

		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
    1db6:	659d      	str	r5, [r3, #88]	; 0x58
 		port().DER = 0;		// DMA no longer doing TX (or RX)

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
    1db8:	2603      	movs	r6, #3
		_dma_event_responder->triggerEvent();
    1dba:	680d      	ldr	r5, [r1, #0]
    1dbc:	4917      	ldr	r1, [pc, #92]	; (1e1c <_spi_dma_rxISR0()+0xd0>)
		_dmaRX->enable();
		_dmaTX->enable();
	} else {

		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
 		port().DER = 0;		// DMA no longer doing TX (or RX)
    1dbe:	61da      	str	r2, [r3, #28]
    1dc0:	428d      	cmp	r5, r1

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
    1dc2:	f8c3 e010 	str.w	lr, [r3, #16]
		port().SR = 0x3f00;	// clear out all of the other status...
    1dc6:	615f      	str	r7, [r3, #20]

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
    1dc8:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    1dcc:	d117      	bne.n	1dfe <_spi_dma_rxISR0()+0xb2>
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
    1dce:	7f03      	ldrb	r3, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    1dd0:	6042      	str	r2, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
    1dd2:	2b02      	cmp	r3, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
    1dd4:	60c2      	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
    1dd6:	d017      	beq.n	1e08 <_spi_dma_rxISR0()+0xbc>
	// Save back out
	port().TCR = tcr;

}

void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
    1dd8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    1ddc:	f003 b908 	b.w	4ff0 <EventResponder::triggerEventNotImmediate()>
	// note does no validation of length...
	DMABaseClass::TCD_t *tcd = dmac->TCD;
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
		tcd->BITER = len & 0x7fff;
	} else {
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
    1de0:	8bd9      	ldrh	r1, [r3, #30]
    1de2:	f3c2 0208 	ubfx	r2, r2, #0, #9
    1de6:	f401 417e 	and.w	r1, r1, #65024	; 0xfe00
    1dea:	430a      	orrs	r2, r1
    1dec:	e7cb      	b.n	1d86 <_spi_dma_rxISR0()+0x3a>
    1dee:	8bd9      	ldrh	r1, [r3, #30]
    1df0:	f3c2 0608 	ubfx	r6, r2, #0, #9
    1df4:	f401 417e 	and.w	r1, r1, #65024	; 0xfe00
    1df8:	4331      	orrs	r1, r6
    1dfa:	83d9      	strh	r1, [r3, #30]
    1dfc:	e7bc      	b.n	1d78 <_spi_dma_rxISR0()+0x2c>

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
		_dma_event_responder->triggerEvent();
    1dfe:	462b      	mov	r3, r5
    1e00:	4611      	mov	r1, r2
	// Save back out
	port().TCR = tcr;

}

void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
    1e02:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
		_dma_event_responder->triggerEvent();
    1e06:	4718      	bx	r3
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    1e08:	6883      	ldr	r3, [r0, #8]
	// Save back out
	port().TCR = tcr;

}

void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
    1e0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    1e0e:	4718      	bx	r3
    1e10:	2000450c 	.word	0x2000450c
    1e14:	400e8000 	.word	0x400e8000
    1e18:	ffff8001 	.word	0xffff8001
    1e1c:	00001cd9 	.word	0x00001cd9

00001e20 <SPIClass::begin()>:
	const SPI_Hardware_t & hardware() { return *(const SPI_Hardware_t *)hardware_addr; }
    1e20:	6843      	ldr	r3, [r0, #4]
#elif defined(__arm__) && defined(TEENSYDUINO) && (defined(__IMXRT1052__) || defined(__IMXRT1062__))

//#include "debug/printf.h"

void SPIClass::begin()
{
    1e22:	b5f0      	push	{r4, r5, r6, r7, lr}

	// CBCMR[LPSPI_CLK_SEL] - PLL2 = 528 MHz
	// CBCMR[LPSPI_PODF] - div4 = 132 MHz


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
    1e24:	e893 0082 	ldmia.w	r3, {r1, r7}

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
    1e28:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 2028 <SPIClass::begin()+0x208>

	uint32_t fastio = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_SPEED(2);
	//uint32_t fastio = IOMUXC_PAD_DSE(6) | IOMUXC_PAD_SPEED(1);
	//uint32_t fastio = IOMUXC_PAD_DSE(3) | IOMUXC_PAD_SPEED(3);
	//Serial.printf("SPI MISO: %d MOSI: %d, SCK: %d\n", hardware().miso_pin[miso_pin_index], hardware().mosi_pin[mosi_pin_index], hardware().sck_pin[sck_pin_index]);
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
    1e2c:	26b8      	movs	r6, #184	; 0xb8

	// CBCMR[LPSPI_CLK_SEL] - PLL2 = 528 MHz
	// CBCMR[LPSPI_PODF] - div4 = 132 MHz


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
    1e2e:	680a      	ldr	r2, [r1, #0]
	hardware().mosi_select_input_register = hardware().mosi_select_val[mosi_pin_index];

	//digitalWriteFast(10, HIGH);
	//pinMode(10, OUTPUT);
	//digitalWriteFast(10, HIGH);
	port().CR = LPSPI_CR_RST;
    1e30:	2502      	movs	r5, #2


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
    1e32:	4c75      	ldr	r4, [pc, #468]	; (2008 <SPIClass::begin()+0x1e8>)

	// CBCMR[LPSPI_CLK_SEL] - PLL2 = 528 MHz
	// CBCMR[LPSPI_PODF] - div4 = 132 MHz


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
    1e34:	ea22 0207 	bic.w	r2, r2, r7

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
    1e38:	4f74      	ldr	r7, [pc, #464]	; (200c <SPIClass::begin()+0x1ec>)

	// CBCMR[LPSPI_CLK_SEL] - PLL2 = 528 MHz
	// CBCMR[LPSPI_PODF] - div4 = 132 MHz


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
    1e3a:	600a      	str	r2, [r1, #0]

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
    1e3c:	f8de 2018 	ldr.w	r2, [lr, #24]
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
    1e40:	4014      	ands	r4, r2

	uint32_t fastio = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_SPEED(2);
	//uint32_t fastio = IOMUXC_PAD_DSE(6) | IOMUXC_PAD_SPEED(1);
	//uint32_t fastio = IOMUXC_PAD_DSE(3) | IOMUXC_PAD_SPEED(3);
	//Serial.printf("SPI MISO: %d MOSI: %d, SCK: %d\n", hardware().miso_pin[miso_pin_index], hardware().mosi_pin[mosi_pin_index], hardware().sck_pin[sck_pin_index]);
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
    1e42:	4a73      	ldr	r2, [pc, #460]	; (2010 <SPIClass::begin()+0x1f0>)


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
    1e44:	4327      	orrs	r7, r4
	//digitalWriteFast(10, HIGH);
	port().CR = LPSPI_CR_RST;

	// Lets initialize the Transmit FIFO watermark to FIFO size - 1... 
	// BUGBUG:: I assume queue of 16 for now...
	port().FCR = LPSPI_FCR_TXWATER(15);
    1e46:	240f      	movs	r4, #15


	hardware().clock_gate_register &= ~hardware().clock_gate_mask;

	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
    1e48:	f8ce 7018 	str.w	r7, [lr, #24]

	uint32_t fastio = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_SPEED(2);
	//uint32_t fastio = IOMUXC_PAD_DSE(6) | IOMUXC_PAD_SPEED(1);
	//uint32_t fastio = IOMUXC_PAD_DSE(3) | IOMUXC_PAD_SPEED(3);
	//Serial.printf("SPI MISO: %d MOSI: %d, SCK: %d\n", hardware().miso_pin[miso_pin_index], hardware().mosi_pin[mosi_pin_index], hardware().sck_pin[sck_pin_index]);
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
    1e4c:	7c07      	ldrb	r7, [r0, #16]
    1e4e:	441f      	add	r7, r3
    1e50:	7c3f      	ldrb	r7, [r7, #16]
    1e52:	eb02 1707 	add.w	r7, r2, r7, lsl #4
    1e56:	68bf      	ldr	r7, [r7, #8]
    1e58:	603e      	str	r6, [r7, #0]
	*(portControlRegister(hardware().mosi_pin[mosi_pin_index])) = fastio;
    1e5a:	7c47      	ldrb	r7, [r0, #17]
    1e5c:	441f      	add	r7, r3
    1e5e:	f897 7020 	ldrb.w	r7, [r7, #32]
    1e62:	eb02 1707 	add.w	r7, r2, r7, lsl #4
    1e66:	68bf      	ldr	r7, [r7, #8]
    1e68:	603e      	str	r6, [r7, #0]
	*(portControlRegister(hardware().sck_pin[sck_pin_index])) = fastio;
    1e6a:	7c87      	ldrb	r7, [r0, #18]
    1e6c:	441f      	add	r7, r3
    1e6e:	f897 7030 	ldrb.w	r7, [r7, #48]	; 0x30
    1e72:	eb02 1707 	add.w	r7, r2, r7, lsl #4
    1e76:	68bf      	ldr	r7, [r7, #8]
    1e78:	603e      	str	r6, [r7, #0]

	//printf("CBCMR = %08lX\n", CCM_CBCMR);
	hardware().clock_gate_register |= hardware().clock_gate_mask;
    1e7a:	680f      	ldr	r7, [r1, #0]
    1e7c:	685e      	ldr	r6, [r3, #4]
    1e7e:	433e      	orrs	r6, r7
    1e80:	600e      	str	r6, [r1, #0]
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
    1e82:	7c01      	ldrb	r1, [r0, #16]
    1e84:	185e      	adds	r6, r3, r1
    1e86:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    1e8a:	7c36      	ldrb	r6, [r6, #16]
    1e8c:	694f      	ldr	r7, [r1, #20]
    1e8e:	eb02 1106 	add.w	r1, r2, r6, lsl #4
    1e92:	6849      	ldr	r1, [r1, #4]
    1e94:	600f      	str	r7, [r1, #0]
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
    1e96:	7c41      	ldrb	r1, [r0, #17]
    1e98:	185e      	adds	r6, r3, r1
    1e9a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    1e9e:	f896 6020 	ldrb.w	r6, [r6, #32]
    1ea2:	6a4f      	ldr	r7, [r1, #36]	; 0x24
    1ea4:	eb02 1106 	add.w	r1, r2, r6, lsl #4
    1ea8:	6849      	ldr	r1, [r1, #4]
    1eaa:	600f      	str	r7, [r1, #0]
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
    1eac:	7c81      	ldrb	r1, [r0, #18]

	// Set the Mux pins 
	//Serial.println("SPI: Set Input select registers");
	hardware().sck_select_input_register = hardware().sck_select_val[sck_pin_index];
    1eae:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c

	//printf("CBCMR = %08lX\n", CCM_CBCMR);
	hardware().clock_gate_register |= hardware().clock_gate_mask;
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
    1eb2:	185e      	adds	r6, r3, r1
    1eb4:	eb03 0181 	add.w	r1, r3, r1, lsl #2

	// Set the Mux pins 
	//Serial.println("SPI: Set Input select registers");
	hardware().sck_select_input_register = hardware().sck_select_val[sck_pin_index];
	hardware().miso_select_input_register = hardware().miso_select_val[miso_pin_index];
    1eb8:	69df      	ldr	r7, [r3, #28]

	//printf("CBCMR = %08lX\n", CCM_CBCMR);
	hardware().clock_gate_register |= hardware().clock_gate_mask;
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
    1eba:	f896 6030 	ldrb.w	r6, [r6, #48]	; 0x30
    1ebe:	6b49      	ldr	r1, [r1, #52]	; 0x34
    1ec0:	eb02 1206 	add.w	r2, r2, r6, lsl #4

	// Set the Mux pins 
	//Serial.println("SPI: Set Input select registers");
	hardware().sck_select_input_register = hardware().sck_select_val[sck_pin_index];
	hardware().miso_select_input_register = hardware().miso_select_val[miso_pin_index];
	hardware().mosi_select_input_register = hardware().mosi_select_val[mosi_pin_index];
    1ec4:	6ade      	ldr	r6, [r3, #44]	; 0x2c

	//printf("CBCMR = %08lX\n", CCM_CBCMR);
	hardware().clock_gate_register |= hardware().clock_gate_mask;
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
    1ec6:	6852      	ldr	r2, [r2, #4]
    1ec8:	6011      	str	r1, [r2, #0]

	// Set the Mux pins 
	//Serial.println("SPI: Set Input select registers");
	hardware().sck_select_input_register = hardware().sck_select_val[sck_pin_index];
    1eca:	7c81      	ldrb	r1, [r0, #18]
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    1ecc:	6802      	ldr	r2, [r0, #0]
    1ece:	4419      	add	r1, r3
    1ed0:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
    1ed4:	f8ce 1000 	str.w	r1, [lr]
	hardware().miso_select_input_register = hardware().miso_select_val[miso_pin_index];
    1ed8:	7c01      	ldrb	r1, [r0, #16]
    1eda:	4419      	add	r1, r3
    1edc:	7e09      	ldrb	r1, [r1, #24]
    1ede:	6039      	str	r1, [r7, #0]
	hardware().mosi_select_input_register = hardware().mosi_select_val[mosi_pin_index];
    1ee0:	7c41      	ldrb	r1, [r0, #17]
    1ee2:	440b      	add	r3, r1
    1ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    1ee8:	6033      	str	r3, [r6, #0]

	//digitalWriteFast(10, HIGH);
	//pinMode(10, OUTPUT);
	//digitalWriteFast(10, HIGH);
	port().CR = LPSPI_CR_RST;
    1eea:	6115      	str	r5, [r2, #16]

	// Lets initialize the Transmit FIFO watermark to FIFO size - 1... 
	// BUGBUG:: I assume queue of 16 for now...
	port().FCR = LPSPI_FCR_TXWATER(15);
    1eec:	6594      	str	r4, [r2, #88]	; 0x58

	// Before using SPI.transfer() or asserting chip select pins,
	// this function is used to gain exclusive access to the SPI bus
	// and configure the correct settings.
	void beginTransaction(SPISettings settings) {
		if (interruptMasksUsed) {
    1eee:	7cc3      	ldrb	r3, [r0, #19]
    1ef0:	2b00      	cmp	r3, #0
    1ef2:	d029      	beq.n	1f48 <SPIClass::begin()+0x128>
			__disable_irq();
    1ef4:	b672      	cpsid	i
			if (interruptMasksUsed & 0x01) {
    1ef6:	7cc3      	ldrb	r3, [r0, #19]
    1ef8:	07dc      	lsls	r4, r3, #31
    1efa:	d506      	bpl.n	1f0a <SPIClass::begin()+0xea>
				interruptSave[0] = NVIC_ICER0 & interruptMask[0];
    1efc:	4a45      	ldr	r2, [pc, #276]	; (2014 <SPIClass::begin()+0x1f4>)
    1efe:	6943      	ldr	r3, [r0, #20]
    1f00:	6811      	ldr	r1, [r2, #0]
    1f02:	400b      	ands	r3, r1
    1f04:	6283      	str	r3, [r0, #40]	; 0x28
				NVIC_ICER0 = interruptSave[0];
    1f06:	6013      	str	r3, [r2, #0]
    1f08:	7cc3      	ldrb	r3, [r0, #19]
			}
			if (interruptMasksUsed & 0x02) {
    1f0a:	0799      	lsls	r1, r3, #30
    1f0c:	d506      	bpl.n	1f1c <SPIClass::begin()+0xfc>
				interruptSave[1] = NVIC_ICER1 & interruptMask[1];
    1f0e:	4a42      	ldr	r2, [pc, #264]	; (2018 <SPIClass::begin()+0x1f8>)
    1f10:	6983      	ldr	r3, [r0, #24]
    1f12:	6811      	ldr	r1, [r2, #0]
    1f14:	400b      	ands	r3, r1
    1f16:	62c3      	str	r3, [r0, #44]	; 0x2c
				NVIC_ICER1 = interruptSave[1];
    1f18:	6013      	str	r3, [r2, #0]
    1f1a:	7cc3      	ldrb	r3, [r0, #19]
			}
			if (interruptMasksUsed & 0x04) {
    1f1c:	075a      	lsls	r2, r3, #29
    1f1e:	d506      	bpl.n	1f2e <SPIClass::begin()+0x10e>
				interruptSave[2] = NVIC_ICER2 & interruptMask[2];
    1f20:	4a3e      	ldr	r2, [pc, #248]	; (201c <SPIClass::begin()+0x1fc>)
    1f22:	69c3      	ldr	r3, [r0, #28]
    1f24:	6811      	ldr	r1, [r2, #0]
    1f26:	400b      	ands	r3, r1
    1f28:	6303      	str	r3, [r0, #48]	; 0x30
				NVIC_ICER2 = interruptSave[2];
    1f2a:	6013      	str	r3, [r2, #0]
    1f2c:	7cc3      	ldrb	r3, [r0, #19]
			}
			if (interruptMasksUsed & 0x08) {
    1f2e:	071f      	lsls	r7, r3, #28
    1f30:	d506      	bpl.n	1f40 <SPIClass::begin()+0x120>
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
    1f32:	4a3b      	ldr	r2, [pc, #236]	; (2020 <SPIClass::begin()+0x200>)
    1f34:	6a03      	ldr	r3, [r0, #32]
    1f36:	6811      	ldr	r1, [r2, #0]
    1f38:	400b      	ands	r3, r1
    1f3a:	6343      	str	r3, [r0, #52]	; 0x34
				NVIC_ICER3 = interruptSave[3];
    1f3c:	6013      	str	r3, [r2, #0]
    1f3e:	7cc3      	ldrb	r3, [r0, #19]
			}
			if (interruptMasksUsed & 0x10) {
    1f40:	06de      	lsls	r6, r3, #27
    1f42:	d44b      	bmi.n	1fdc <SPIClass::begin()+0x1bc>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
				NVIC_ICER4 = interruptSave[4];
			}
			__enable_irq();
    1f44:	b662      	cpsie	i
    1f46:	6802      	ldr	r2, [r0, #0]
		}
		inTransactionFlag = 1;
		#endif

		//printf("trans\n");
		if (settings.clock() != _clock) {
    1f48:	4d36      	ldr	r5, [pc, #216]	; (2024 <SPIClass::begin()+0x204>)
    1f4a:	6883      	ldr	r3, [r0, #8]
    1f4c:	42ab      	cmp	r3, r5
    1f4e:	d04c      	beq.n	1fea <SPIClass::begin()+0x1ca>
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
    1f50:	4b35      	ldr	r3, [pc, #212]	; (2028 <SPIClass::begin()+0x208>)
						     720000000,  // PLL3 PFD0
						     528000000,  // PLL2
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();
    1f52:	6085      	str	r5, [r0, #8]

			uint32_t cbcmr = CCM_CBCMR;
    1f54:	699b      	ldr	r3, [r3, #24]
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
    1f56:	4c35      	ldr	r4, [pc, #212]	; (202c <SPIClass::begin()+0x20c>)
    1f58:	f3c3 1601 	ubfx	r6, r3, #4, #2
    1f5c:	f3c3 6182 	ubfx	r1, r3, #26, #3
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
    1f60:	4b33      	ldr	r3, [pc, #204]	; (2030 <SPIClass::begin()+0x210>)

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
    1f62:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
    1f66:	3101      	adds	r1, #1
    1f68:	fbb4 f1f1 	udiv	r1, r4, r1
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
    1f6c:	fba3 4301 	umull	r4, r3, r3, r1

			if (d && clkhz/d > _clock) d++;
    1f70:	0d1b      	lsrs	r3, r3, #20
    1f72:	d129      	bne.n	1fc8 <SPIClass::begin()+0x1a8>
				div = d-2;
			} else {
				div =0;
			}
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
    1f74:	60c3      	str	r3, [r0, #12]

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
    1f76:	2600      	movs	r6, #0
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
    1f78:	2503      	movs	r5, #3
		port().CCR = _ccr;
		port().TCR = settings.tcr;
    1f7a:	2407      	movs	r4, #7
		port().CR = LPSPI_CR_MEN;
    1f7c:	2101      	movs	r1, #1
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
    1f7e:	6116      	str	r6, [r2, #16]
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
    1f80:	6255      	str	r5, [r2, #36]	; 0x24
		port().CCR = _ccr;
    1f82:	6413      	str	r3, [r2, #64]	; 0x40
		port().TCR = settings.tcr;
    1f84:	6614      	str	r4, [r2, #96]	; 0x60
		port().CR = LPSPI_CR_MEN;
    1f86:	6111      	str	r1, [r2, #16]
			pinMode(SPI_TRANSACTION_MISMATCH_LED, OUTPUT);
			digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
		}
		inTransactionFlag = 0;
		#endif
		if (interruptMasksUsed) {
    1f88:	7cc3      	ldrb	r3, [r0, #19]
    1f8a:	b1e3      	cbz	r3, 1fc6 <SPIClass::begin()+0x1a6>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
    1f8c:	07dd      	lsls	r5, r3, #31
    1f8e:	d503      	bpl.n	1f98 <SPIClass::begin()+0x178>
    1f90:	4b28      	ldr	r3, [pc, #160]	; (2034 <SPIClass::begin()+0x214>)
    1f92:	6a82      	ldr	r2, [r0, #40]	; 0x28
    1f94:	601a      	str	r2, [r3, #0]
    1f96:	7cc3      	ldrb	r3, [r0, #19]
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
    1f98:	079c      	lsls	r4, r3, #30
    1f9a:	d503      	bpl.n	1fa4 <SPIClass::begin()+0x184>
    1f9c:	4b26      	ldr	r3, [pc, #152]	; (2038 <SPIClass::begin()+0x218>)
    1f9e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    1fa0:	601a      	str	r2, [r3, #0]
    1fa2:	7cc3      	ldrb	r3, [r0, #19]
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
    1fa4:	0759      	lsls	r1, r3, #29
    1fa6:	d503      	bpl.n	1fb0 <SPIClass::begin()+0x190>
    1fa8:	4b24      	ldr	r3, [pc, #144]	; (203c <SPIClass::begin()+0x21c>)
    1faa:	6b02      	ldr	r2, [r0, #48]	; 0x30
    1fac:	601a      	str	r2, [r3, #0]
    1fae:	7cc3      	ldrb	r3, [r0, #19]
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
    1fb0:	071a      	lsls	r2, r3, #28
    1fb2:	d503      	bpl.n	1fbc <SPIClass::begin()+0x19c>
    1fb4:	4b22      	ldr	r3, [pc, #136]	; (2040 <SPIClass::begin()+0x220>)
    1fb6:	6b42      	ldr	r2, [r0, #52]	; 0x34
    1fb8:	601a      	str	r2, [r3, #0]
    1fba:	7cc3      	ldrb	r3, [r0, #19]
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
    1fbc:	06db      	lsls	r3, r3, #27
    1fbe:	d502      	bpl.n	1fc6 <SPIClass::begin()+0x1a6>
    1fc0:	6b82      	ldr	r2, [r0, #56]	; 0x38
    1fc2:	4b20      	ldr	r3, [pc, #128]	; (2044 <SPIClass::begin()+0x224>)
    1fc4:	601a      	str	r2, [r3, #0]
    1fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;

			if (d && clkhz/d > _clock) d++;
    1fc8:	fbb1 f1f3 	udiv	r1, r1, r3
    1fcc:	42a9      	cmp	r1, r5
    1fce:	bf88      	it	hi
    1fd0:	3301      	addhi	r3, #1
			if (d > 257) d= 257;  // max div
    1fd2:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    1fd6:	d30a      	bcc.n	1fee <SPIClass::begin()+0x1ce>
    1fd8:	4b1b      	ldr	r3, [pc, #108]	; (2048 <SPIClass::begin()+0x228>)
    1fda:	e7cb      	b.n	1f74 <SPIClass::begin()+0x154>
			if (interruptMasksUsed & 0x08) {
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
				NVIC_ICER3 = interruptSave[3];
			}
			if (interruptMasksUsed & 0x10) {
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
    1fdc:	4a1b      	ldr	r2, [pc, #108]	; (204c <SPIClass::begin()+0x22c>)
    1fde:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1fe0:	6811      	ldr	r1, [r2, #0]
    1fe2:	400b      	ands	r3, r1
    1fe4:	6383      	str	r3, [r0, #56]	; 0x38
				NVIC_ICER4 = interruptSave[4];
    1fe6:	6013      	str	r3, [r2, #0]
    1fe8:	e7ac      	b.n	1f44 <SPIClass::begin()+0x124>
    1fea:	68c3      	ldr	r3, [r0, #12]
    1fec:	e7c3      	b.n	1f76 <SPIClass::begin()+0x156>
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;

			if (d && clkhz/d > _clock) d++;
			if (d > 257) d= 257;  // max div
			if (d > 2) {
    1fee:	2b02      	cmp	r3, #2
    1ff0:	bf98      	it	ls
    1ff2:	2300      	movls	r3, #0
    1ff4:	d9be      	bls.n	1f74 <SPIClass::begin()+0x154>
    1ff6:	3b02      	subs	r3, #2
    1ff8:	085c      	lsrs	r4, r3, #1
    1ffa:	0421      	lsls	r1, r4, #16
    1ffc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    2000:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
    2004:	430b      	orrs	r3, r1
    2006:	e7b5      	b.n	1f74 <SPIClass::begin()+0x154>
    2008:	e3ffffcf 	.word	0xe3ffffcf
    200c:	08000010 	.word	0x08000010
    2010:	200009e8 	.word	0x200009e8
    2014:	e000e180 	.word	0xe000e180
    2018:	e000e184 	.word	0xe000e184
    201c:	e000e188 	.word	0xe000e188
    2020:	e000e18c 	.word	0xe000e18c
    2024:	003d0900 	.word	0x003d0900
    2028:	400fc000 	.word	0x400fc000
    202c:	20000030 	.word	0x20000030
    2030:	431bde83 	.word	0x431bde83
    2034:	e000e100 	.word	0xe000e100
    2038:	e000e104 	.word	0xe000e104
    203c:	e000e108 	.word	0xe000e108
    2040:	e000e10c 	.word	0xe000e10c
    2044:	e000e110 	.word	0xe000e110
    2048:	007f7fff 	.word	0x007f7fff
    204c:	e000e190 	.word	0xe000e190

00002050 <SPIClass::transfer(void const*, void*, unsigned int)>:
}

void SPIClass::transfer(const void * buf, void * retbuf, size_t count)
{

	if (count == 0) return;
    2050:	b10b      	cbz	r3, 2056 <SPIClass::transfer(void const*, void*, unsigned int)+0x6>
    2052:	f7ff be4f 	b.w	1cf4 <SPIClass::transfer(void const*, void*, unsigned int) [clone .part.11]>
    2056:	4770      	bx	lr

00002058 <Print::availableForWrite()>:
  public:
	constexpr Print() : write_error(0) {}
	virtual size_t write(uint8_t b) = 0;
	size_t write(const char *str)			{ return write((const uint8_t *)str, strlen(str)); }
	virtual size_t write(const uint8_t *buffer, size_t size);
	virtual int availableForWrite(void)		{ return 0; }
    2058:	2000      	movs	r0, #0
    205a:	4770      	bx	lr

0000205c <Print::flush()>:
	virtual void flush()				{ }
    205c:	4770      	bx	lr
    205e:	bf00      	nop

00002060 <_GLOBAL__sub_I__Z20getNextPathComponentPKcPjPc>:
 * \brief Raw access to SD and SDHC flash memory cards.
 */
class Sd2Card {
 public:
  /** Construct an instance of Sd2Card. */
  Sd2Card(void) : type_(0) {}
    2060:	4b06      	ldr	r3, [pc, #24]	; (207c <_GLOBAL__sub_I__Z20getNextPathComponentPKcPjPc+0x1c>)
    2062:	2200      	movs	r2, #0
 * \brief Access FAT16 and FAT32 volumes on SD and SDHC cards.
 */
class SdVolume {
 public:
  /** Create an instance of SdVolume */
  SdVolume(void) :allocSearchStart_(2), fatType_(0) {}
    2064:	2002      	movs	r0, #2
 * \brief Access FAT16 and FAT32 files on SD and SDHC cards.
 */
class SdFile : public Print {
 public:
  /** Create an instance of SdFile. */
  SdFile(void) : type_(FAT_FILE_TYPE_CLOSED) {}
    2066:	4906      	ldr	r1, [pc, #24]	; (2080 <_GLOBAL__sub_I__Z20getNextPathComponentPKcPjPc+0x20>)
    2068:	709a      	strb	r2, [r3, #2]
 * \brief Access FAT16 and FAT32 volumes on SD and SDHC cards.
 */
class SdVolume {
 public:
  /** Create an instance of SdVolume */
  SdVolume(void) :allocSearchStart_(2), fatType_(0) {}
    206a:	6058      	str	r0, [r3, #4]
 * \brief Access FAT16 and FAT32 files on SD and SDHC cards.
 */
class SdFile : public Print {
 public:
  /** Create an instance of SdFile. */
  SdFile(void) : type_(FAT_FILE_TYPE_CLOSED) {}
    206c:	62d9      	str	r1, [r3, #44]	; 0x2c
 * \brief Access FAT16 and FAT32 volumes on SD and SDHC cards.
 */
class SdVolume {
 public:
  /** Create an instance of SdVolume */
  SdVolume(void) :allocSearchStart_(2), fatType_(0) {}
    206e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
class __FlashStringHelper;

class Print
{
  public:
	constexpr Print() : write_error(0) {}
    2072:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 * \brief Access FAT16 and FAT32 files on SD and SDHC cards.
 */
class SdFile : public Print {
 public:
  /** Create an instance of SdFile. */
  SdFile(void) : type_(FAT_FILE_TYPE_CLOSED) {}
    2076:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    207a:	4770      	bx	lr
    207c:	200068a0 	.word	0x200068a0
    2080:	200009b4 	.word	0x200009b4

00002084 <SDHC_CMD_Do(unsigned long)>:

// sends the command to SDcard
static int SDHC_CMD_Do(uint32_t xfertyp)
{
  // Card removal check preparation
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CRM;
    2084:	4b20      	ldr	r3, [pc, #128]	; (2108 <SDHC_CMD_Do(unsigned long)+0x84>)
    2086:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  // Wait for cmd line idle // to do timeout PRSSTAT[CDIHB] and the PRSSTAT[CIHB]
  while ((SDHC_PRSSTAT & SDHC_PRSSTAT_CIHB) || (SDHC_PRSSTAT & SDHC_PRSSTAT_CDIHB)) { };
    2088:	4619      	mov	r1, r3
	return SDHC_RESULT_OK;
}

// sends the command to SDcard
static int SDHC_CMD_Do(uint32_t xfertyp)
{
    208a:	b410      	push	{r4}
  // Card removal check preparation
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CRM;
    208c:	f042 0280 	orr.w	r2, r2, #128	; 0x80

  // Wait for cmd line idle // to do timeout PRSSTAT[CDIHB] and the PRSSTAT[CIHB]
  while ((SDHC_PRSSTAT & SDHC_PRSSTAT_CIHB) || (SDHC_PRSSTAT & SDHC_PRSSTAT_CDIHB)) { };
    2090:	461c      	mov	r4, r3

// sends the command to SDcard
static int SDHC_CMD_Do(uint32_t xfertyp)
{
  // Card removal check preparation
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CRM;
    2092:	631a      	str	r2, [r3, #48]	; 0x30

  // Wait for cmd line idle // to do timeout PRSSTAT[CDIHB] and the PRSSTAT[CIHB]
  while ((SDHC_PRSSTAT & SDHC_PRSSTAT_CIHB) || (SDHC_PRSSTAT & SDHC_PRSSTAT_CDIHB)) { };
    2094:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    2096:	4b1c      	ldr	r3, [pc, #112]	; (2108 <SDHC_CMD_Do(unsigned long)+0x84>)
    2098:	07d2      	lsls	r2, r2, #31
    209a:	d4fb      	bmi.n	2094 <SDHC_CMD_Do(unsigned long)+0x10>
    209c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    209e:	0792      	lsls	r2, r2, #30
    20a0:	d4f8      	bmi.n	2094 <SDHC_CMD_Do(unsigned long)+0x10>
  SDHC_XFERTYP = xfertyp;
    20a2:	60d8      	str	r0, [r3, #12]

// waits for status bits sets
static uint32_t SDHC_WaitStatus(uint32_t mask)
{
  uint32_t             result;
  uint32_t             timeout = 1 << 24;
    20a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  do
  { result = SDHC_IRQSTAT & mask;
    20a8:	4618      	mov	r0, r3
    20aa:	e000      	b.n	20ae <SDHC_CMD_Do(unsigned long)+0x2a>
    timeout--;
  } while (!result && (timeout));
    20ac:	b1aa      	cbz	r2, 20da <SDHC_CMD_Do(unsigned long)+0x56>
static uint32_t SDHC_WaitStatus(uint32_t mask)
{
  uint32_t             result;
  uint32_t             timeout = 1 << 24;
  do
  { result = SDHC_IRQSTAT & mask;
    20ae:	6b01      	ldr	r1, [r0, #48]	; 0x30
    timeout--;
    20b0:	3a01      	subs	r2, #1
static uint32_t SDHC_WaitStatus(uint32_t mask)
{
  uint32_t             result;
  uint32_t             timeout = 1 << 24;
  do
  { result = SDHC_IRQSTAT & mask;
    20b2:	4b16      	ldr	r3, [pc, #88]	; (210c <SDHC_CMD_Do(unsigned long)+0x88>)
    20b4:	4c14      	ldr	r4, [pc, #80]	; (2108 <SDHC_CMD_Do(unsigned long)+0x84>)
    20b6:	400b      	ands	r3, r1
    timeout--;
  } while (!result && (timeout));
    20b8:	2b00      	cmp	r3, #0
    20ba:	d0f7      	beq.n	20ac <SDHC_CMD_Do(unsigned long)+0x28>
  if (timeout) return result;
    20bc:	b16a      	cbz	r2, 20da <SDHC_CMD_Do(unsigned long)+0x56>
  while ((SDHC_PRSSTAT & SDHC_PRSSTAT_CIHB) || (SDHC_PRSSTAT & SDHC_PRSSTAT_CDIHB)) { };
  SDHC_XFERTYP = xfertyp;

  /* Wait for response */
  const uint32_t mask = SDHC_IRQSTAT_CIE | SDHC_IRQSTAT_CEBE | SDHC_IRQSTAT_CCE | SDHC_IRQSTAT_CC;
  if (SDHC_WaitStatus(mask) != SDHC_IRQSTAT_CC) {
    20be:	2b01      	cmp	r3, #1
    20c0:	d10b      	bne.n	20da <SDHC_CMD_Do(unsigned long)+0x56>
      //SDHC_IRQSTAT |= mask;
      SDHC_IRQSTAT |= (mask | SDHC_IRQSTAT_CTOE);
      return SDHC_RESULT_ERROR;
  }
  /* Check card removal */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CRM) {
    20c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    20c4:	f013 0f80 	tst.w	r3, #128	; 0x80
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
      //SDHC_IRQSTAT |= mask;
      SDHC_IRQSTAT |= (mask | SDHC_IRQSTAT_CTOE);
      return SDHC_RESULT_ERROR;
  }
  /* Check card removal */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CRM) {
    20ca:	d00f      	beq.n	20ec <SDHC_CMD_Do(unsigned long)+0x68>
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20cc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
      return SDHC_RESULT_NOT_READY;
    20d0:	2003      	movs	r0, #3
      SDHC_IRQSTAT |= (mask | SDHC_IRQSTAT_CTOE);
      return SDHC_RESULT_ERROR;
  }
  /* Check card removal */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CRM) {
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20d2:	6323      	str	r3, [r4, #48]	; 0x30
      return SDHC_RESULT_NO_RESPONSE;
  }
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CC;

  return SDHC_RESULT_OK;
}
    20d4:	f85d 4b04 	ldr.w	r4, [sp], #4
    20d8:	4770      	bx	lr

  /* Wait for response */
  const uint32_t mask = SDHC_IRQSTAT_CIE | SDHC_IRQSTAT_CEBE | SDHC_IRQSTAT_CCE | SDHC_IRQSTAT_CC;
  if (SDHC_WaitStatus(mask) != SDHC_IRQSTAT_CC) {
      //SDHC_IRQSTAT |= mask;
      SDHC_IRQSTAT |= (mask | SDHC_IRQSTAT_CTOE);
    20da:	4a0b      	ldr	r2, [pc, #44]	; (2108 <SDHC_CMD_Do(unsigned long)+0x84>)
      return SDHC_RESULT_ERROR;
    20dc:	2001      	movs	r0, #1

  /* Wait for response */
  const uint32_t mask = SDHC_IRQSTAT_CIE | SDHC_IRQSTAT_CEBE | SDHC_IRQSTAT_CCE | SDHC_IRQSTAT_CC;
  if (SDHC_WaitStatus(mask) != SDHC_IRQSTAT_CC) {
      //SDHC_IRQSTAT |= mask;
      SDHC_IRQSTAT |= (mask | SDHC_IRQSTAT_CTOE);
    20de:	4b0c      	ldr	r3, [pc, #48]	; (2110 <SDHC_CMD_Do(unsigned long)+0x8c>)
    20e0:	6b11      	ldr	r1, [r2, #48]	; 0x30
    20e2:	430b      	orrs	r3, r1
    20e4:	6313      	str	r3, [r2, #48]	; 0x30
      return SDHC_RESULT_NO_RESPONSE;
  }
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CC;

  return SDHC_RESULT_OK;
}
    20e6:	f85d 4b04 	ldr.w	r4, [sp], #4
    20ea:	4770      	bx	lr
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
      return SDHC_RESULT_NOT_READY;
  }

  /* Get response, if available */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CTOE) {
    20ec:	f413 3080 	ands.w	r0, r3, #65536	; 0x10000
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
      return SDHC_RESULT_NOT_READY;
  }

  /* Get response, if available */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CTOE) {
    20f2:	d004      	beq.n	20fe <SDHC_CMD_Do(unsigned long)+0x7a>
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20f4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
      return SDHC_RESULT_NO_RESPONSE;
    20f8:	2005      	movs	r0, #5
      return SDHC_RESULT_NOT_READY;
  }

  /* Get response, if available */
  if (SDHC_IRQSTAT & SDHC_IRQSTAT_CTOE) {
      SDHC_IRQSTAT |= SDHC_IRQSTAT_CTOE | SDHC_IRQSTAT_CC;
    20fa:	6323      	str	r3, [r4, #48]	; 0x30
    20fc:	e7f3      	b.n	20e6 <SDHC_CMD_Do(unsigned long)+0x62>
      return SDHC_RESULT_NO_RESPONSE;
  }
  SDHC_IRQSTAT |= SDHC_IRQSTAT_CC;
    20fe:	f043 0301 	orr.w	r3, r3, #1
    2102:	6323      	str	r3, [r4, #48]	; 0x30
    2104:	e7ef      	b.n	20e6 <SDHC_CMD_Do(unsigned long)+0x62>
    2106:	bf00      	nop
    2108:	402c0000 	.word	0x402c0000
    210c:	000e0001 	.word	0x000e0001
    2110:	000f0001 	.word	0x000f0001

00002114 <SDHC_CMD12_StopTransferWaitForBusy()>:
  return result;
}

// sends CMD12 to stop transfer and first waits to ready SDCArd
static int SDHC_CMD12_StopTransferWaitForBusy(void)
{
    2114:	b570      	push	{r4, r5, r6, lr}
static int SDHC_CMD12_StopTransfer(void)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = 0;
    2116:	4d0d      	ldr	r5, [pc, #52]	; (214c <SDHC_CMD12_StopTransferWaitForBusy()+0x38>)
    2118:	2600      	movs	r6, #0
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    211a:	480d      	ldr	r0, [pc, #52]	; (2150 <SDHC_CMD12_StopTransferWaitForBusy()+0x3c>)
{
  uint32_t timeOut = 1000;
  int result;
  do {
    result = SDHC_CMD12_StopTransfer();
    timeOut--;
    211c:	f240 34e7 	movw	r4, #999	; 0x3e7
static int SDHC_CMD12_StopTransfer(void)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = 0;
    2120:	60ae      	str	r6, [r5, #8]
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    2122:	f7ff ffaf 	bl	2084 <SDHC_CMD_Do(unsigned long)>
    2126:	4603      	mov	r3, r0
    2128:	e006      	b.n	2138 <SDHC_CMD12_StopTransferWaitForBusy()+0x24>
  uint32_t timeOut = 1000;
  int result;
  do {
    result = SDHC_CMD12_StopTransfer();
    timeOut--;
  } while (timeOut && (SDHC_PRSSTAT & SDHC_PRSSTAT_DLA) && result == SDHC_RESULT_OK);
    212a:	b94b      	cbnz	r3, 2140 <SDHC_CMD12_StopTransferWaitForBusy()+0x2c>
static int SDHC_CMD12_StopTransfer(void)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = 0;
    212c:	60ae      	str	r6, [r5, #8]
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    212e:	f7ff ffa9 	bl	2084 <SDHC_CMD_Do(unsigned long)>
  uint32_t timeOut = 1000;
  int result;
  do {
    result = SDHC_CMD12_StopTransfer();
    timeOut--;
  } while (timeOut && (SDHC_PRSSTAT & SDHC_PRSSTAT_DLA) && result == SDHC_RESULT_OK);
    2132:	3c01      	subs	r4, #1

  SDHC_CMDARG = 0;
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    2134:	4603      	mov	r3, r0
  uint32_t timeOut = 1000;
  int result;
  do {
    result = SDHC_CMD12_StopTransfer();
    timeOut--;
  } while (timeOut && (SDHC_PRSSTAT & SDHC_PRSSTAT_DLA) && result == SDHC_RESULT_OK);
    2136:	d005      	beq.n	2144 <SDHC_CMD12_StopTransferWaitForBusy()+0x30>
    2138:	6a6a      	ldr	r2, [r5, #36]	; 0x24

  SDHC_CMDARG = 0;
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    213a:	4805      	ldr	r0, [pc, #20]	; (2150 <SDHC_CMD12_StopTransferWaitForBusy()+0x3c>)
  uint32_t timeOut = 1000;
  int result;
  do {
    result = SDHC_CMD12_StopTransfer();
    timeOut--;
  } while (timeOut && (SDHC_PRSSTAT & SDHC_PRSSTAT_DLA) && result == SDHC_RESULT_OK);
    213c:	0752      	lsls	r2, r2, #29
    213e:	d4f4      	bmi.n	212a <SDHC_CMD12_StopTransferWaitForBusy()+0x16>
    2140:	4618      	mov	r0, r3
    2142:	bd70      	pop	{r4, r5, r6, pc}

  SDHC_CMDARG = 0;
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD12) | SDHC_XFERTYP_CMDTYP(SDHC_XFERTYP_CMDTYP_ABORT) |
             SDHC_XFERTYP_CICEN | SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48BUSY));

  result = SDHC_CMD_Do(xfertyp);
    2144:	2800      	cmp	r0, #0
    2146:	bf08      	it	eq
    2148:	2005      	moveq	r0, #5

  if (result != SDHC_RESULT_OK)  return result;
  if (!timeOut)  return SDHC_RESULT_NO_RESPONSE;

  return SDHC_RESULT_OK;
}
    214a:	bd70      	pop	{r4, r5, r6, pc}
    214c:	402c0000 	.word	0x402c0000
    2150:	0cdb0000 	.word	0x0cdb0000

00002154 <SDHC_CardReadBlock(void*, unsigned long)>:
{
  int result;
  uint32_t* pData = (uint32_t*)buff;

  // Check if this is ready
  if (sdCardDesc.status != 0)
    2154:	4b38      	ldr	r3, [pc, #224]	; (2238 <SDHC_CardReadBlock(void*, unsigned long)+0xe4>)
    2156:	781a      	ldrb	r2, [r3, #0]
    2158:	b10a      	cbz	r2, 215e <SDHC_CardReadBlock(void*, unsigned long)+0xa>
     return SDHC_RESULT_NOT_READY;
    215a:	2003      	movs	r0, #3
    215c:	4770      	bx	lr
#if 1
// read a block from disk, using polling
//   buff - pointer on buffer where read data should be stored
//   sector - index of start sector
int SDHC_CardReadBlock(void * buff, uint32_t sector)
{
    215e:	b570      	push	{r4, r5, r6, lr}
  // Check if this is ready
  if (sdCardDesc.status != 0)
     return SDHC_RESULT_NOT_READY;

  // Convert LBA to uint8_t address if needed
  if (!sdCardDesc.highCapacity)
    2160:	785b      	ldrb	r3, [r3, #1]
    2162:	4606      	mov	r6, r0
    2164:	b903      	cbnz	r3, 2168 <SDHC_CardReadBlock(void*, unsigned long)+0x14>
    sector *= 512;
    2166:	0249      	lsls	r1, r1, #9

  SDHC_IRQSTAT = 0xffff;
    2168:	4d34      	ldr	r5, [pc, #208]	; (223c <SDHC_CardReadBlock(void*, unsigned long)+0xe8>)
    216a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = sector;

  SDHC_BLKATTR = SDHC_BLKATTR_BLKCNT(1) | 512;
    216e:	f44f 3281 	mov.w	r2, #66048	; 0x10200

  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD17) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DTDSEL | SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
    2172:	4833      	ldr	r0, [pc, #204]	; (2240 <SDHC_CardReadBlock(void*, unsigned long)+0xec>)

  // Convert LBA to uint8_t address if needed
  if (!sdCardDesc.highCapacity)
    sector *= 512;

  SDHC_IRQSTAT = 0xffff;
    2174:	632b      	str	r3, [r5, #48]	; 0x30
#if defined(__IMXRT1062__)
  SDHC_MIX_CTRL |= SDHC_MIX_CTRL_DTDSEL;
    2176:	6cab      	ldr	r3, [r5, #72]	; 0x48
    2178:	f043 0310 	orr.w	r3, r3, #16
    217c:	64ab      	str	r3, [r5, #72]	; 0x48
static int SDHC_CMD17_ReadBlock(uint32_t sector)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = sector;
    217e:	60a9      	str	r1, [r5, #8]

  SDHC_BLKATTR = SDHC_BLKATTR_BLKCNT(1) | 512;
    2180:	606a      	str	r2, [r5, #4]

  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD17) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DTDSEL | SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
    2182:	f7ff ff7f 	bl	2084 <SDHC_CMD_Do(unsigned long)>
  if (result == SDHC_RESULT_OK) { ( void)SDHC_CMDRSP0; }
    2186:	2800      	cmp	r0, #0
    2188:	d14d      	bne.n	2226 <SDHC_CardReadBlock(void*, unsigned long)+0xd2>
{
	uint32_t i, irqstat;
	const uint32_t i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for (i = 0; i < i_max; i++) {
		irqstat = SDHC_IRQSTAT;
    218a:	462c      	mov	r4, r5
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD17) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DTDSEL | SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
  if (result == SDHC_RESULT_OK) { ( void)SDHC_CMDRSP0; }
    218c:	692b      	ldr	r3, [r5, #16]
    218e:	f106 0240 	add.w	r2, r6, #64	; 0x40
    2192:	f506 7010 	add.w	r0, r6, #576	; 0x240
			SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR |
				SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE;
			SDHC_CMD12_StopTransferWaitForBusy();
			return SDHC_RESULT_ERROR;
		}
		while (!(SDHC_PRSSTAT & SDHC_PRSSTAT_BREN)) { };
    2196:	4629      	mov	r1, r5
{
	uint32_t i, irqstat;
	const uint32_t i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for (i = 0; i < i_max; i++) {
		irqstat = SDHC_IRQSTAT;
    2198:	6b23      	ldr	r3, [r4, #48]	; 0x30
    219a:	4e28      	ldr	r6, [pc, #160]	; (223c <SDHC_CardReadBlock(void*, unsigned long)+0xe8>)
		SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR;
    219c:	f043 0520 	orr.w	r5, r3, #32
		if (irqstat & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
    21a0:	f413 0fe0 	tst.w	r3, #7340032	; 0x700000
	uint32_t i, irqstat;
	const uint32_t i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for (i = 0; i < i_max; i++) {
		irqstat = SDHC_IRQSTAT;
		SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR;
    21a4:	6325      	str	r5, [r4, #48]	; 0x30
		if (irqstat & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
    21a6:	d13f      	bne.n	2228 <SDHC_CardReadBlock(void*, unsigned long)+0xd4>
			SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR |
				SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE;
			SDHC_CMD12_StopTransferWaitForBusy();
			return SDHC_RESULT_ERROR;
		}
		while (!(SDHC_PRSSTAT & SDHC_PRSSTAT_BREN)) { };
    21a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    21aa:	051d      	lsls	r5, r3, #20
    21ac:	d5fc      	bpl.n	21a8 <SDHC_CardReadBlock(void*, unsigned long)+0x54>
		*pData++ = SDHC_DATPORT;
    21ae:	6a0b      	ldr	r3, [r1, #32]
    21b0:	3240      	adds	r2, #64	; 0x40
    21b2:	f842 3c80 	str.w	r3, [r2, #-128]
		*pData++ = SDHC_DATPORT;
    21b6:	6a0b      	ldr	r3, [r1, #32]
    21b8:	f842 3c7c 	str.w	r3, [r2, #-124]
		*pData++ = SDHC_DATPORT;
    21bc:	6a0b      	ldr	r3, [r1, #32]
    21be:	f842 3c78 	str.w	r3, [r2, #-120]
		*pData++ = SDHC_DATPORT;
    21c2:	6a0b      	ldr	r3, [r1, #32]
    21c4:	f842 3c74 	str.w	r3, [r2, #-116]
		*pData++ = SDHC_DATPORT;
    21c8:	6a0b      	ldr	r3, [r1, #32]
    21ca:	f842 3c70 	str.w	r3, [r2, #-112]
		*pData++ = SDHC_DATPORT;
    21ce:	6a0b      	ldr	r3, [r1, #32]
    21d0:	f842 3c6c 	str.w	r3, [r2, #-108]
		*pData++ = SDHC_DATPORT;
    21d4:	6a0b      	ldr	r3, [r1, #32]
    21d6:	f842 3c68 	str.w	r3, [r2, #-104]
		*pData++ = SDHC_DATPORT;
    21da:	6a0b      	ldr	r3, [r1, #32]
    21dc:	f842 3c64 	str.w	r3, [r2, #-100]
		*pData++ = SDHC_DATPORT;
    21e0:	6a0b      	ldr	r3, [r1, #32]
    21e2:	f842 3c60 	str.w	r3, [r2, #-96]
		*pData++ = SDHC_DATPORT;
    21e6:	6a0b      	ldr	r3, [r1, #32]
    21e8:	f842 3c5c 	str.w	r3, [r2, #-92]
		*pData++ = SDHC_DATPORT;
    21ec:	6a0b      	ldr	r3, [r1, #32]
    21ee:	f842 3c58 	str.w	r3, [r2, #-88]
		*pData++ = SDHC_DATPORT;
    21f2:	6a0b      	ldr	r3, [r1, #32]
    21f4:	f842 3c54 	str.w	r3, [r2, #-84]
		*pData++ = SDHC_DATPORT;
    21f8:	6a0b      	ldr	r3, [r1, #32]
    21fa:	f842 3c50 	str.w	r3, [r2, #-80]
		*pData++ = SDHC_DATPORT;
    21fe:	6a0b      	ldr	r3, [r1, #32]
    2200:	f842 3c4c 	str.w	r3, [r2, #-76]
		*pData++ = SDHC_DATPORT;
    2204:	6a0b      	ldr	r3, [r1, #32]
    2206:	f842 3c48 	str.w	r3, [r2, #-72]
		*pData++ = SDHC_DATPORT;
    220a:	6a0b      	ldr	r3, [r1, #32]
    220c:	f842 3c44 	str.w	r3, [r2, #-68]
static int SDHC_ReadBlock(uint32_t* pData)
{
	uint32_t i, irqstat;
	const uint32_t i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for (i = 0; i < i_max; i++) {
    2210:	4282      	cmp	r2, r0
    2212:	d1c1      	bne.n	2198 <SDHC_CardReadBlock(void*, unsigned long)+0x44>
		*pData++ = SDHC_DATPORT;
		*pData++ = SDHC_DATPORT;
		*pData++ = SDHC_DATPORT;
		*pData++ = SDHC_DATPORT;
	}
	return SDHC_RESULT_OK;
    2214:	2000      	movs	r0, #0
  result = SDHC_CMD17_ReadBlock(sector);
  if(result != SDHC_RESULT_OK) return result;
  result = SDHC_ReadBlock(pData);

  // finish up
  while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_TC)) { }  // wait for transfer to complete
    2216:	4909      	ldr	r1, [pc, #36]	; (223c <SDHC_CardReadBlock(void*, unsigned long)+0xe8>)
    2218:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    221a:	4a08      	ldr	r2, [pc, #32]	; (223c <SDHC_CardReadBlock(void*, unsigned long)+0xe8>)
    221c:	079b      	lsls	r3, r3, #30
    221e:	d5fb      	bpl.n	2218 <SDHC_CardReadBlock(void*, unsigned long)+0xc4>
  SDHC_IRQSTAT = (SDHC_IRQSTAT_TC | SDHC_IRQSTAT_BRR | SDHC_IRQSTAT_AC12E);
    2220:	4b08      	ldr	r3, [pc, #32]	; (2244 <SDHC_CardReadBlock(void*, unsigned long)+0xf0>)
    2222:	6313      	str	r3, [r2, #48]	; 0x30

  return result;
    2224:	bd70      	pop	{r4, r5, r6, pc}
}
    2226:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < i_max; i++) {
		irqstat = SDHC_IRQSTAT;
		SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR;
		if (irqstat & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
			SDHC_IRQSTAT = irqstat | SDHC_IRQSTAT_BRR |
				SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE;
    2228:	4a07      	ldr	r2, [pc, #28]	; (2248 <SDHC_CardReadBlock(void*, unsigned long)+0xf4>)
    222a:	431a      	orrs	r2, r3
    222c:	6332      	str	r2, [r6, #48]	; 0x30
			SDHC_CMD12_StopTransferWaitForBusy();
    222e:	f7ff ff71 	bl	2114 <SDHC_CMD12_StopTransferWaitForBusy()>
			return SDHC_RESULT_ERROR;
    2232:	2001      	movs	r0, #1
    2234:	e7ef      	b.n	2216 <SDHC_CardReadBlock(void*, unsigned long)+0xc2>
    2236:	bf00      	nop
    2238:	200068f4 	.word	0x200068f4
    223c:	402c0000 	.word	0x402c0000
    2240:	113a0010 	.word	0x113a0010
    2244:	01000022 	.word	0x01000022
    2248:	00700020 	.word	0x00700020

0000224c <SDHC_CardWriteBlock(void const*, unsigned long)>:
//
// RETURNS:     result of operation
//-----------------------------------------------------------------------------
#if 1
int SDHC_CardWriteBlock(const void * buff, uint32_t sector)
{
    224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  int result;
  const uint32_t *pData = (const uint32_t *)buff;

  // Check if this is ready
  if (sdCardDesc.status != 0) return SDHC_RESULT_NOT_READY;
    224e:	4b28      	ldr	r3, [pc, #160]	; (22f0 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa4>)
    2250:	781a      	ldrb	r2, [r3, #0]
    2252:	b10a      	cbz	r2, 2258 <SDHC_CardWriteBlock(void const*, unsigned long)+0xc>
    2254:	2003      	movs	r0, #3
  // finish up
  while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_TC)) { }  // wait for transfer to complete
  SDHC_IRQSTAT = (SDHC_IRQSTAT_TC | SDHC_IRQSTAT_BWR | SDHC_IRQSTAT_AC12E);

  return result;
}
    2256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  // Check if this is ready
  if (sdCardDesc.status != 0) return SDHC_RESULT_NOT_READY;

  // Convert LBA to uint8_t address if needed
  if(!sdCardDesc.highCapacity)
    2258:	785b      	ldrb	r3, [r3, #1]
    225a:	4604      	mov	r4, r0
    225c:	b903      	cbnz	r3, 2260 <SDHC_CardWriteBlock(void const*, unsigned long)+0x14>
    sector *= 512;
    225e:	0249      	lsls	r1, r1, #9

  //SDHC_IRQSTAT = 0xffff;
  SDHC_IRQSTAT = SDHC_IRQSTAT;
    2260:	4d24      	ldr	r5, [pc, #144]	; (22f4 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa8>)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = sector;
  SDHC_BLKATTR = SDHC_BLKATTR_BLKCNT(1) | 512;
    2262:	f44f 3281 	mov.w	r2, #66048	; 0x10200

  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD24) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
    2266:	4824      	ldr	r0, [pc, #144]	; (22f8 <SDHC_CardWriteBlock(void const*, unsigned long)+0xac>)
  // Convert LBA to uint8_t address if needed
  if(!sdCardDesc.highCapacity)
    sector *= 512;

  //SDHC_IRQSTAT = 0xffff;
  SDHC_IRQSTAT = SDHC_IRQSTAT;
    2268:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    226a:	632b      	str	r3, [r5, #48]	; 0x30
#if defined(__IMXRT1062__)
	SDHC_MIX_CTRL &= ~SDHC_MIX_CTRL_DTDSEL;
    226c:	6cab      	ldr	r3, [r5, #72]	; 0x48
    226e:	f023 0310 	bic.w	r3, r3, #16
    2272:	64ab      	str	r3, [r5, #72]	; 0x48
static int SDHC_CMD24_WriteBlock(uint32_t sector)
{
  uint32_t xfertyp;
  int result;

  SDHC_CMDARG = sector;
    2274:	60a9      	str	r1, [r5, #8]
  SDHC_BLKATTR = SDHC_BLKATTR_BLKCNT(1) | 512;
    2276:	606a      	str	r2, [r5, #4]

  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD24) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
    2278:	f7ff ff04 	bl	2084 <SDHC_CMD_Do(unsigned long)>
  if (result == SDHC_RESULT_OK) { (void)SDHC_CMDRSP0; }
    227c:	2800      	cmp	r0, #0
    227e:	d1ea      	bne.n	2256 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa>
{
	uint32_t i, i_max, j;
	i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for(i = 0; i < i_max; i++) {
		while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_BWR)) ; // wait
    2280:	462a      	mov	r2, r5
  xfertyp = (SDHC_XFERTYP_CMDINX(SDHC_CMD24) | SDHC_XFERTYP_CICEN |
             SDHC_XFERTYP_CCCEN | SDHC_XFERTYP_RSPTYP(SDHC_XFERTYP_RSPTYP_48) |
             SDHC_XFERTYP_DPSEL);

  result = SDHC_CMD_Do(xfertyp);
  if (result == SDHC_RESULT_OK) { (void)SDHC_CMDRSP0; }
    2282:	692b      	ldr	r3, [r5, #16]
    2284:	f504 7700 	add.w	r7, r4, #512	; 0x200
{
	uint32_t i, i_max, j;
	i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for(i = 0; i < i_max; i++) {
		while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_BWR)) ; // wait
    2288:	462e      	mov	r6, r5
    228a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    228c:	4919      	ldr	r1, [pc, #100]	; (22f4 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa8>)
    228e:	06d8      	lsls	r0, r3, #27
    2290:	d5fb      	bpl.n	228a <SDHC_CardWriteBlock(void const*, unsigned long)+0x3e>
		if (SDHC_IRQSTAT & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
    2292:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2294:	f413 0fe0 	tst.w	r3, #7340032	; 0x700000
    2298:	d119      	bne.n	22ce <SDHC_CardWriteBlock(void const*, unsigned long)+0x82>
    229a:	f104 0140 	add.w	r1, r4, #64	; 0x40
				SDHC_IRQSTAT_DTOE | SDHC_IRQSTAT_BWR;
			(void)SDHC_CMD12_StopTransferWaitForBusy();
			return SDHC_RESULT_ERROR;
		}
		for(j=0; j<SDHC_FIFO_BUFFER_SIZE; j++) {
			SDHC_DATPORT = *pData++;
    229e:	f854 3b04 	ldr.w	r3, [r4], #4
    22a2:	4d14      	ldr	r5, [pc, #80]	; (22f4 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa8>)
			SDHC_IRQSTAT |= SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE |
				SDHC_IRQSTAT_DTOE | SDHC_IRQSTAT_BWR;
			(void)SDHC_CMD12_StopTransferWaitForBusy();
			return SDHC_RESULT_ERROR;
		}
		for(j=0; j<SDHC_FIFO_BUFFER_SIZE; j++) {
    22a4:	42a1      	cmp	r1, r4
			SDHC_DATPORT = *pData++;
    22a6:	6213      	str	r3, [r2, #32]
			SDHC_IRQSTAT |= SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE |
				SDHC_IRQSTAT_DTOE | SDHC_IRQSTAT_BWR;
			(void)SDHC_CMD12_StopTransferWaitForBusy();
			return SDHC_RESULT_ERROR;
		}
		for(j=0; j<SDHC_FIFO_BUFFER_SIZE; j++) {
    22a8:	d1f9      	bne.n	229e <SDHC_CardWriteBlock(void const*, unsigned long)+0x52>
			SDHC_DATPORT = *pData++;
		}
		SDHC_IRQSTAT |= SDHC_IRQSTAT_BWR;
    22aa:	6b33      	ldr	r3, [r6, #48]	; 0x30
    22ac:	f043 0310 	orr.w	r3, r3, #16
    22b0:	6333      	str	r3, [r6, #48]	; 0x30

		if (SDHC_IRQSTAT & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
    22b2:	6b33      	ldr	r3, [r6, #48]	; 0x30
    22b4:	f413 00e0 	ands.w	r0, r3, #7340032	; 0x700000
    22b8:	d111      	bne.n	22de <SDHC_CardWriteBlock(void const*, unsigned long)+0x92>
static int SDHC_WriteBlock(const uint32_t* pData)
{
	uint32_t i, i_max, j;
	i_max = ((SDHC_BLOCK_SIZE) / (4 * SDHC_FIFO_BUFFER_SIZE));

	for(i = 0; i < i_max; i++) {
    22ba:	428f      	cmp	r7, r1
    22bc:	d1e5      	bne.n	228a <SDHC_CardWriteBlock(void const*, unsigned long)+0x3e>
  result = SDHC_CMD24_WriteBlock(sector);
  if (result != SDHC_RESULT_OK) return result;
  result = SDHC_WriteBlock(pData);

  // finish up
  while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_TC)) { }  // wait for transfer to complete
    22be:	490d      	ldr	r1, [pc, #52]	; (22f4 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa8>)
    22c0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    22c2:	4a0c      	ldr	r2, [pc, #48]	; (22f4 <SDHC_CardWriteBlock(void const*, unsigned long)+0xa8>)
    22c4:	079b      	lsls	r3, r3, #30
    22c6:	d5fb      	bpl.n	22c0 <SDHC_CardWriteBlock(void const*, unsigned long)+0x74>
  SDHC_IRQSTAT = (SDHC_IRQSTAT_TC | SDHC_IRQSTAT_BWR | SDHC_IRQSTAT_AC12E);
    22c8:	4b0c      	ldr	r3, [pc, #48]	; (22fc <SDHC_CardWriteBlock(void const*, unsigned long)+0xb0>)
    22ca:	6313      	str	r3, [r2, #48]	; 0x30

  return result;
    22cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	for(i = 0; i < i_max; i++) {
		while (!(SDHC_IRQSTAT & SDHC_IRQSTAT_BWR)) ; // wait
		if (SDHC_IRQSTAT & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
			SDHC_IRQSTAT |= SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE |
				SDHC_IRQSTAT_DTOE | SDHC_IRQSTAT_BWR;
    22ce:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    22d0:	4b0b      	ldr	r3, [pc, #44]	; (2300 <SDHC_CardWriteBlock(void const*, unsigned long)+0xb4>)
    22d2:	4313      	orrs	r3, r2
    22d4:	630b      	str	r3, [r1, #48]	; 0x30
			(void)SDHC_CMD12_StopTransferWaitForBusy();
    22d6:	f7ff ff1d 	bl	2114 <SDHC_CMD12_StopTransferWaitForBusy()>
			return SDHC_RESULT_ERROR;
    22da:	2001      	movs	r0, #1
    22dc:	e7ef      	b.n	22be <SDHC_CardWriteBlock(void const*, unsigned long)+0x72>
		}
		SDHC_IRQSTAT |= SDHC_IRQSTAT_BWR;

		if (SDHC_IRQSTAT & (SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE | SDHC_IRQSTAT_DTOE)) {
			SDHC_IRQSTAT |= SDHC_IRQSTAT_DEBE | SDHC_IRQSTAT_DCE |
				SDHC_IRQSTAT_DTOE | SDHC_IRQSTAT_BWR;
    22de:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    22e0:	4b07      	ldr	r3, [pc, #28]	; (2300 <SDHC_CardWriteBlock(void const*, unsigned long)+0xb4>)
    22e2:	4313      	orrs	r3, r2
    22e4:	632b      	str	r3, [r5, #48]	; 0x30
			(void)SDHC_CMD12_StopTransferWaitForBusy();
    22e6:	f7ff ff15 	bl	2114 <SDHC_CMD12_StopTransferWaitForBusy()>
			return SDHC_RESULT_ERROR;
    22ea:	2001      	movs	r0, #1
    22ec:	e7e7      	b.n	22be <SDHC_CardWriteBlock(void const*, unsigned long)+0x72>
    22ee:	bf00      	nop
    22f0:	200068f4 	.word	0x200068f4
    22f4:	402c0000 	.word	0x402c0000
    22f8:	183a0000 	.word	0x183a0000
    22fc:	01000012 	.word	0x01000012
    2300:	00700010 	.word	0x00700010

00002304 <Sd2Card::cardCommand(unsigned char, unsigned long)>:


//------------------------------------------------------------------------------
// send command and return error code.  Return zero for OK
uint8_t Sd2Card::cardCommand(uint8_t cmd, uint32_t arg)
{
    2304:	b5f0      	push	{r4, r5, r6, r7, lr}
    2306:	4e27      	ldr	r6, [pc, #156]	; (23a4 <Sd2Card::cardCommand(unsigned char, unsigned long)+0xa0>)
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2308:	27ff      	movs	r7, #255	; 0xff
    230a:	4d27      	ldr	r5, [pc, #156]	; (23a8 <Sd2Card::cardCommand(unsigned char, unsigned long)+0xa4>)
    230c:	f8d6 e000 	ldr.w	lr, [r6]
    2310:	682b      	ldr	r3, [r5, #0]
    2312:	665f      	str	r7, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2314:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2316:	f414 1ff8 	tst.w	r4, #2031616	; 0x1f0000
    231a:	d0fb      	beq.n	2314 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x10>
    231c:	6f5c      	ldr	r4, [r3, #116]	; 0x74
// wait for card to go not busy
uint8_t Sd2Card::waitNotBusy(unsigned int timeoutMillis) {
  unsigned int t0 = millis();
  unsigned int d;
  do {
    if (spiRec() == 0XFF) return true;
    231e:	b2e4      	uxtb	r4, r4
    2320:	2cff      	cmp	r4, #255	; 0xff
    2322:	d005      	beq.n	2330 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x2c>
    2324:	6834      	ldr	r4, [r6, #0]
    d = millis() - t0;
  }
  while (d < timeoutMillis);
    2326:	ebce 0404 	rsb	r4, lr, r4
    232a:	f5b4 7f96 	cmp.w	r4, #300	; 0x12c
    232e:	d3f0      	bcc.n	2312 <Sd2Card::cardCommand(unsigned char, unsigned long)+0xe>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2330:	f041 0440 	orr.w	r4, r1, #64	; 0x40
    2334:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2336:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2338:	f414 1ff8 	tst.w	r4, #2031616	; 0x1f0000
    233c:	d0fb      	beq.n	2336 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x32>
    233e:	6f5c      	ldr	r4, [r3, #116]	; 0x74
    2340:	2618      	movs	r6, #24
    2342:	fa22 f406 	lsr.w	r4, r2, r6
    2346:	b2e4      	uxtb	r4, r4
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2348:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    234a:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    234c:	f414 1ff8 	tst.w	r4, #2031616	; 0x1f0000
    2350:	d0fb      	beq.n	234a <Sd2Card::cardCommand(unsigned char, unsigned long)+0x46>
    2352:	3e08      	subs	r6, #8
    2354:	6f5c      	ldr	r4, [r3, #116]	; 0x74

  // send command
  spiSend(cmd | 0x40);

  // send argument
  for (int8_t s = 24; s >= 0; s -= 8) spiSend(arg >> s);
    2356:	f116 0f08 	cmn.w	r6, #8
    235a:	d1f2      	bne.n	2342 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x3e>

  // send CRC
  uint8_t crc = 0XFF;
  if (cmd == CMD0) crc = 0X95;  // correct crc for CMD0 with arg 0
    235c:	b1f9      	cbz	r1, 239e <Sd2Card::cardCommand(unsigned char, unsigned long)+0x9a>
  if (cmd == CMD8) crc = 0X87;  // correct crc for CMD8 with arg 0X1AA
    235e:	2908      	cmp	r1, #8
    2360:	bf0c      	ite	eq
    2362:	2287      	moveq	r2, #135	; 0x87
    2364:	22ff      	movne	r2, #255	; 0xff
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2366:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2368:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    236a:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
    236e:	d0fb      	beq.n	2368 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x64>
    2370:	6f5a      	ldr	r2, [r3, #116]	; 0x74
    2372:	2100      	movs	r1, #0
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2374:	24ff      	movs	r4, #255	; 0xff
    2376:	665c      	str	r4, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2378:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    237a:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
    237e:	d0fb      	beq.n	2378 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x74>
    2380:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  spiSend(crc);

  // wait for response
  for (uint8_t i = 0; ((status_ = spiRec()) & 0X80) && i != 0XFF; i++);
    2382:	b2cb      	uxtb	r3, r1
    2384:	3101      	adds	r1, #1
    2386:	3bff      	subs	r3, #255	; 0xff
    2388:	b2d2      	uxtb	r2, r2
    238a:	bf18      	it	ne
    238c:	2301      	movne	r3, #1
    238e:	7042      	strb	r2, [r0, #1]
    2390:	ea13 13d2 	ands.w	r3, r3, r2, lsr #7
    2394:	d001      	beq.n	239a <Sd2Card::cardCommand(unsigned char, unsigned long)+0x96>
    2396:	682b      	ldr	r3, [r5, #0]
    2398:	e7ed      	b.n	2376 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x72>
  return status_;
}
    239a:	4610      	mov	r0, r2
    239c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    239e:	2295      	movs	r2, #149	; 0x95
    23a0:	e7e1      	b.n	2366 <Sd2Card::cardCommand(unsigned char, unsigned long)+0x62>
    23a2:	bf00      	nop
    23a4:	20006b4c 	.word	0x20006b4c
    23a8:	2000450c 	.word	0x2000450c

000023ac <Sd2Card::chipSelectHigh()>:
//------------------------------------------------------------------------------
#ifdef SPI_HAS_TRANSACTION
static uint8_t chip_select_asserted = 0;
#endif
void Sd2Card::chipSelectHigh(void) {
    23ac:	b510      	push	{r4, lr}
  digitalWrite(chipSelectPin_, HIGH);
    23ae:	2101      	movs	r1, #1
    23b0:	7800      	ldrb	r0, [r0, #0]
    23b2:	f001 fa19 	bl	37e8 <digitalWrite>
#ifdef SPI_HAS_TRANSACTION
  if (chip_select_asserted) {
    23b6:	4913      	ldr	r1, [pc, #76]	; (2404 <Sd2Card::chipSelectHigh()+0x58>)
    23b8:	780b      	ldrb	r3, [r1, #0]
    23ba:	b1eb      	cbz	r3, 23f8 <Sd2Card::chipSelectHigh()+0x4c>
			pinMode(SPI_TRANSACTION_MISMATCH_LED, OUTPUT);
			digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
		}
		inTransactionFlag = 0;
		#endif
		if (interruptMasksUsed) {
    23bc:	4a12      	ldr	r2, [pc, #72]	; (2408 <Sd2Card::chipSelectHigh()+0x5c>)
    chip_select_asserted = 0;
    23be:	2000      	movs	r0, #0
    23c0:	7cd3      	ldrb	r3, [r2, #19]
    23c2:	7008      	strb	r0, [r1, #0]
    23c4:	4619      	mov	r1, r3
    23c6:	b1bb      	cbz	r3, 23f8 <Sd2Card::chipSelectHigh()+0x4c>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
    23c8:	07d8      	lsls	r0, r3, #31
    23ca:	d502      	bpl.n	23d2 <Sd2Card::chipSelectHigh()+0x26>
    23cc:	6a94      	ldr	r4, [r2, #40]	; 0x28
    23ce:	480f      	ldr	r0, [pc, #60]	; (240c <Sd2Card::chipSelectHigh()+0x60>)
    23d0:	6004      	str	r4, [r0, #0]
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
    23d2:	079b      	lsls	r3, r3, #30
    23d4:	d503      	bpl.n	23de <Sd2Card::chipSelectHigh()+0x32>
    23d6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    23d8:	4b0d      	ldr	r3, [pc, #52]	; (2410 <Sd2Card::chipSelectHigh()+0x64>)
    23da:	7cd1      	ldrb	r1, [r2, #19]
    23dc:	6018      	str	r0, [r3, #0]
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
    23de:	074c      	lsls	r4, r1, #29
    23e0:	d503      	bpl.n	23ea <Sd2Card::chipSelectHigh()+0x3e>
    23e2:	6b10      	ldr	r0, [r2, #48]	; 0x30
    23e4:	4b0b      	ldr	r3, [pc, #44]	; (2414 <Sd2Card::chipSelectHigh()+0x68>)
    23e6:	7cd1      	ldrb	r1, [r2, #19]
    23e8:	6018      	str	r0, [r3, #0]
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
    23ea:	0708      	lsls	r0, r1, #28
    23ec:	d405      	bmi.n	23fa <Sd2Card::chipSelectHigh()+0x4e>
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
    23ee:	06cb      	lsls	r3, r1, #27
    23f0:	d502      	bpl.n	23f8 <Sd2Card::chipSelectHigh()+0x4c>
    23f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
    23f4:	4b08      	ldr	r3, [pc, #32]	; (2418 <Sd2Card::chipSelectHigh()+0x6c>)
    23f6:	601a      	str	r2, [r3, #0]
    23f8:	bd10      	pop	{r4, pc}
		#endif
		if (interruptMasksUsed) {
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
    23fa:	6b50      	ldr	r0, [r2, #52]	; 0x34
    23fc:	4b07      	ldr	r3, [pc, #28]	; (241c <Sd2Card::chipSelectHigh()+0x70>)
    23fe:	7cd1      	ldrb	r1, [r2, #19]
    2400:	6018      	str	r0, [r3, #0]
    2402:	e7f4      	b.n	23ee <Sd2Card::chipSelectHigh()+0x42>
    2404:	2000690c 	.word	0x2000690c
    2408:	2000450c 	.word	0x2000450c
    240c:	e000e100 	.word	0xe000e100
    2410:	e000e104 	.word	0xe000e104
    2414:	e000e108 	.word	0xe000e108
    2418:	e000e110 	.word	0xe000e110
    241c:	e000e10c 	.word	0xe000e10c

00002420 <Sd2Card::chipSelectLow()>:
#endif
}
//------------------------------------------------------------------------------
void Sd2Card::chipSelectLow(void) {
#ifdef SPI_HAS_TRANSACTION
  if (!chip_select_asserted) {
    2420:	4a40      	ldr	r2, [pc, #256]	; (2524 <Sd2Card::chipSelectLow()+0x104>)
    2422:	7813      	ldrb	r3, [r2, #0]
    2424:	b11b      	cbz	r3, 242e <Sd2Card::chipSelectLow()+0xe>
    chip_select_asserted = 1;
    SPI.beginTransaction(settings);
  }
#endif
  digitalWrite(chipSelectPin_, LOW);
    2426:	7800      	ldrb	r0, [r0, #0]
    2428:	2100      	movs	r1, #0
    242a:	f001 b9dd 	b.w	37e8 <digitalWrite>

	// Before using SPI.transfer() or asserting chip select pins,
	// this function is used to gain exclusive access to the SPI bus
	// and configure the correct settings.
	void beginTransaction(SPISettings settings) {
		if (interruptMasksUsed) {
    242e:	4b3e      	ldr	r3, [pc, #248]	; (2528 <Sd2Card::chipSelectLow()+0x108>)
    2430:	493e      	ldr	r1, [pc, #248]	; (252c <Sd2Card::chipSelectLow()+0x10c>)
    SPI.endTransaction();
  }
#endif
}
//------------------------------------------------------------------------------
void Sd2Card::chipSelectLow(void) {
    2432:	b5f0      	push	{r4, r5, r6, r7, lr}
#ifdef SPI_HAS_TRANSACTION
  if (!chip_select_asserted) {
    chip_select_asserted = 1;
    2434:	2401      	movs	r4, #1
    2436:	7cde      	ldrb	r6, [r3, #19]
    2438:	680d      	ldr	r5, [r1, #0]
    243a:	7014      	strb	r4, [r2, #0]
    243c:	684c      	ldr	r4, [r1, #4]
    243e:	2e00      	cmp	r6, #0
    2440:	d031      	beq.n	24a6 <Sd2Card::chipSelectLow()+0x86>
			__disable_irq();
    2442:	b672      	cpsid	i
			if (interruptMasksUsed & 0x01) {
    2444:	7cd9      	ldrb	r1, [r3, #19]
    2446:	07ce      	lsls	r6, r1, #31
    2448:	460a      	mov	r2, r1
    244a:	d508      	bpl.n	245e <Sd2Card::chipSelectLow()+0x3e>
				interruptSave[0] = NVIC_ICER0 & interruptMask[0];
    244c:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 254c <Sd2Card::chipSelectLow()+0x12c>
    2450:	695f      	ldr	r7, [r3, #20]
    2452:	f8de 6000 	ldr.w	r6, [lr]
    2456:	403e      	ands	r6, r7
    2458:	629e      	str	r6, [r3, #40]	; 0x28
				NVIC_ICER0 = interruptSave[0];
    245a:	f8ce 6000 	str.w	r6, [lr]
			}
			if (interruptMasksUsed & 0x02) {
    245e:	078f      	lsls	r7, r1, #30
    2460:	d506      	bpl.n	2470 <Sd2Card::chipSelectLow()+0x50>
				interruptSave[1] = NVIC_ICER1 & interruptMask[1];
    2462:	4e33      	ldr	r6, [pc, #204]	; (2530 <Sd2Card::chipSelectLow()+0x110>)
    2464:	6999      	ldr	r1, [r3, #24]
    2466:	6837      	ldr	r7, [r6, #0]
    2468:	7cda      	ldrb	r2, [r3, #19]
    246a:	4039      	ands	r1, r7
    246c:	62d9      	str	r1, [r3, #44]	; 0x2c
				NVIC_ICER1 = interruptSave[1];
    246e:	6031      	str	r1, [r6, #0]
			}
			if (interruptMasksUsed & 0x04) {
    2470:	0756      	lsls	r6, r2, #29
    2472:	d506      	bpl.n	2482 <Sd2Card::chipSelectLow()+0x62>
				interruptSave[2] = NVIC_ICER2 & interruptMask[2];
    2474:	4e2f      	ldr	r6, [pc, #188]	; (2534 <Sd2Card::chipSelectLow()+0x114>)
    2476:	69d9      	ldr	r1, [r3, #28]
    2478:	6837      	ldr	r7, [r6, #0]
    247a:	7cda      	ldrb	r2, [r3, #19]
    247c:	4039      	ands	r1, r7
    247e:	6319      	str	r1, [r3, #48]	; 0x30
				NVIC_ICER2 = interruptSave[2];
    2480:	6031      	str	r1, [r6, #0]
			}
			if (interruptMasksUsed & 0x08) {
    2482:	0711      	lsls	r1, r2, #28
    2484:	d506      	bpl.n	2494 <Sd2Card::chipSelectLow()+0x74>
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
    2486:	4e2c      	ldr	r6, [pc, #176]	; (2538 <Sd2Card::chipSelectLow()+0x118>)
    2488:	6a19      	ldr	r1, [r3, #32]
    248a:	6837      	ldr	r7, [r6, #0]
    248c:	7cda      	ldrb	r2, [r3, #19]
    248e:	4039      	ands	r1, r7
    2490:	6359      	str	r1, [r3, #52]	; 0x34
				NVIC_ICER3 = interruptSave[3];
    2492:	6031      	str	r1, [r6, #0]
			}
			if (interruptMasksUsed & 0x10) {
    2494:	06d2      	lsls	r2, r2, #27
    2496:	d505      	bpl.n	24a4 <Sd2Card::chipSelectLow()+0x84>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
    2498:	4928      	ldr	r1, [pc, #160]	; (253c <Sd2Card::chipSelectLow()+0x11c>)
    249a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    249c:	680e      	ldr	r6, [r1, #0]
    249e:	4032      	ands	r2, r6
    24a0:	639a      	str	r2, [r3, #56]	; 0x38
				NVIC_ICER4 = interruptSave[4];
    24a2:	600a      	str	r2, [r1, #0]
			}
			__enable_irq();
    24a4:	b662      	cpsie	i
		}
		inTransactionFlag = 1;
		#endif

		//printf("trans\n");
		if (settings.clock() != _clock) {
    24a6:	689a      	ldr	r2, [r3, #8]
    24a8:	491f      	ldr	r1, [pc, #124]	; (2528 <Sd2Card::chipSelectLow()+0x108>)
    24aa:	42aa      	cmp	r2, r5
    24ac:	d02b      	beq.n	2506 <Sd2Card::chipSelectLow()+0xe6>
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
    24ae:	4a24      	ldr	r2, [pc, #144]	; (2540 <Sd2Card::chipSelectLow()+0x120>)
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
    24b0:	4e24      	ldr	r6, [pc, #144]	; (2544 <Sd2Card::chipSelectLow()+0x124>)
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
    24b2:	6992      	ldr	r2, [r2, #24]
						     720000000,  // PLL3 PFD0
						     528000000,  // PLL2
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();
    24b4:	608d      	str	r5, [r1, #8]

			uint32_t cbcmr = CCM_CBCMR;
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
    24b6:	f3c2 1101 	ubfx	r1, r2, #4, #2
    24ba:	f3c2 6282 	ubfx	r2, r2, #26, #3
    24be:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
    24c2:	3201      	adds	r2, #1
    24c4:	fbb1 f1f2 	udiv	r1, r1, r2
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
    24c8:	b1dd      	cbz	r5, 2502 <Sd2Card::chipSelectLow()+0xe2>
    24ca:	fbb1 f2f5 	udiv	r2, r1, r5

			if (d && clkhz/d > _clock) d++;
    24ce:	b142      	cbz	r2, 24e2 <Sd2Card::chipSelectLow()+0xc2>
    24d0:	fbb1 f1f2 	udiv	r1, r1, r2
    24d4:	42a9      	cmp	r1, r5
    24d6:	bf88      	it	hi
    24d8:	3201      	addhi	r2, #1
			if (d > 257) d= 257;  // max div
    24da:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
    24de:	d314      	bcc.n	250a <Sd2Card::chipSelectLow()+0xea>
    24e0:	4a19      	ldr	r2, [pc, #100]	; (2548 <Sd2Card::chipSelectLow()+0x128>)
				div = d-2;
			} else {
				div =0;
			}
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
    24e2:	60da      	str	r2, [r3, #12]
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    24e4:	681b      	ldr	r3, [r3, #0]
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
    24e6:	2600      	movs	r6, #0
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
    24e8:	2503      	movs	r5, #3
		port().CCR = _ccr;
		port().TCR = settings.tcr;
		port().CR = LPSPI_CR_MEN;
    24ea:	2101      	movs	r1, #1
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

		} 
		//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);
		port().CR = 0;
    24ec:	611e      	str	r6, [r3, #16]
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
    24ee:	625d      	str	r5, [r3, #36]	; 0x24
		port().CCR = _ccr;
    24f0:	641a      	str	r2, [r3, #64]	; 0x40
		port().TCR = settings.tcr;
    24f2:	661c      	str	r4, [r3, #96]	; 0x60
		port().CR = LPSPI_CR_MEN;
    24f4:	6119      	str	r1, [r3, #16]
    SPI.beginTransaction(settings);
  }
#endif
  digitalWrite(chipSelectPin_, LOW);
    24f6:	2100      	movs	r1, #0
    24f8:	7800      	ldrb	r0, [r0, #0]
}
    24fa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  if (!chip_select_asserted) {
    chip_select_asserted = 1;
    SPI.beginTransaction(settings);
  }
#endif
  digitalWrite(chipSelectPin_, LOW);
    24fe:	f001 b973 	b.w	37e8 <digitalWrite>

			uint32_t cbcmr = CCM_CBCMR;
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
    2502:	460a      	mov	r2, r1
    2504:	e7e3      	b.n	24ce <Sd2Card::chipSelectLow()+0xae>
    2506:	68ca      	ldr	r2, [r1, #12]
    2508:	e7ec      	b.n	24e4 <Sd2Card::chipSelectLow()+0xc4>

			if (d && clkhz/d > _clock) d++;
			if (d > 257) d= 257;  // max div
			if (d > 2) {
    250a:	2a02      	cmp	r2, #2
    250c:	bf98      	it	ls
    250e:	2200      	movls	r2, #0
    2510:	d9e7      	bls.n	24e2 <Sd2Card::chipSelectLow()+0xc2>
    2512:	3a02      	subs	r2, #2
    2514:	0855      	lsrs	r5, r2, #1
    2516:	0429      	lsls	r1, r5, #16
    2518:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    251c:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
    2520:	430a      	orrs	r2, r1
    2522:	e7de      	b.n	24e2 <Sd2Card::chipSelectLow()+0xc2>
    2524:	2000690c 	.word	0x2000690c
    2528:	2000450c 	.word	0x2000450c
    252c:	20006904 	.word	0x20006904
    2530:	e000e184 	.word	0xe000e184
    2534:	e000e188 	.word	0xe000e188
    2538:	e000e18c 	.word	0xe000e18c
    253c:	e000e190 	.word	0xe000e190
    2540:	400fc000 	.word	0x400fc000
    2544:	20000030 	.word	0x20000030
    2548:	007f7fff 	.word	0x007f7fff
    254c:	e000e180 	.word	0xe000e180

00002550 <Sd2Card::waitStartBlock()>:
    2550:	490f      	ldr	r1, [pc, #60]	; (2590 <Sd2Card::waitStartBlock()+0x40>)
  while (d < timeoutMillis);
  return false;
}
//------------------------------------------------------------------------------
/** Wait for start block token */
uint8_t Sd2Card::waitStartBlock(void) {
    2552:	b470      	push	{r4, r5, r6}
    2554:	4d0f      	ldr	r5, [pc, #60]	; (2594 <Sd2Card::waitStartBlock()+0x44>)
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2556:	24ff      	movs	r4, #255	; 0xff
    2558:	680e      	ldr	r6, [r1, #0]
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    255a:	682a      	ldr	r2, [r5, #0]
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    255c:	6654      	str	r4, [r2, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    255e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2560:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2564:	d0fb      	beq.n	255e <Sd2Card::waitStartBlock()+0xe>
    2566:	6f53      	ldr	r3, [r2, #116]	; 0x74
    2568:	b2db      	uxtb	r3, r3
  unsigned int t0 = millis();
  while ((status_ = spiRec()) == 0XFF) {
    256a:	2bff      	cmp	r3, #255	; 0xff
    256c:	7043      	strb	r3, [r0, #1]
    256e:	d107      	bne.n	2580 <Sd2Card::waitStartBlock()+0x30>
    2570:	680b      	ldr	r3, [r1, #0]
    unsigned int d = millis() - t0;
    if (d > SD_READ_TIMEOUT) {
    2572:	1b9b      	subs	r3, r3, r6
    2574:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2578:	d9ef      	bls.n	255a <Sd2Card::waitStartBlock()+0xa>
      return false; // SD_CARD_ERROR_READ_TIMEOUT
    257a:	2000      	movs	r0, #0
  }
  if (status_ != DATA_START_BLOCK) {
    return false; // SD_CARD_ERROR_READ
  }
  return true;
}
    257c:	bc70      	pop	{r4, r5, r6}
    257e:	4770      	bx	lr
uint8_t Sd2Card::waitStartBlock(void) {
  unsigned int t0 = millis();
  while ((status_ = spiRec()) == 0XFF) {
    unsigned int d = millis() - t0;
    if (d > SD_READ_TIMEOUT) {
      return false; // SD_CARD_ERROR_READ_TIMEOUT
    2580:	f1a3 00fe 	sub.w	r0, r3, #254	; 0xfe
    2584:	fab0 f080 	clz	r0, r0
  }
  if (status_ != DATA_START_BLOCK) {
    return false; // SD_CARD_ERROR_READ
  }
  return true;
}
    2588:	bc70      	pop	{r4, r5, r6}
uint8_t Sd2Card::waitStartBlock(void) {
  unsigned int t0 = millis();
  while ((status_ = spiRec()) == 0XFF) {
    unsigned int d = millis() - t0;
    if (d > SD_READ_TIMEOUT) {
      return false; // SD_CARD_ERROR_READ_TIMEOUT
    258a:	0940      	lsrs	r0, r0, #5
  }
  if (status_ != DATA_START_BLOCK) {
    return false; // SD_CARD_ERROR_READ
  }
  return true;
}
    258c:	4770      	bx	lr
    258e:	bf00      	nop
    2590:	20006b4c 	.word	0x20006b4c
    2594:	2000450c 	.word	0x2000450c

00002598 <Sd2Card::SD_readBlock(unsigned long, unsigned char*)>:

 * \return The value one, true, is returned for success and
 * the value zero, false, is returned for failure.
 */
uint8_t Sd2Card::SD_readBlock(uint32_t block, uint8_t* dst)
{
    2598:	b570      	push	{r4, r5, r6, lr}
  // use address if not SDHC card
  if (type_ != SD_CARD_TYPE_SDHC) block <<= 9;
    259a:	7883      	ldrb	r3, [r0, #2]

 * \return The value one, true, is returned for success and
 * the value zero, false, is returned for failure.
 */
uint8_t Sd2Card::SD_readBlock(uint32_t block, uint8_t* dst)
{
    259c:	460d      	mov	r5, r1
    259e:	4604      	mov	r4, r0
    25a0:	4616      	mov	r6, r2
  // use address if not SDHC card
  if (type_ != SD_CARD_TYPE_SDHC) block <<= 9;
    25a2:	2b03      	cmp	r3, #3
    25a4:	bf18      	it	ne
    25a6:	024d      	lslne	r5, r1, #9
  chipSelectLow();
    25a8:	f7ff ff3a 	bl	2420 <Sd2Card::chipSelectLow()>
  if (cardCommand(CMD17, block)) {
    25ac:	2111      	movs	r1, #17
    25ae:	462a      	mov	r2, r5
    25b0:	4620      	mov	r0, r4
    25b2:	f7ff fea7 	bl	2304 <Sd2Card::cardCommand(unsigned char, unsigned long)>
    25b6:	b918      	cbnz	r0, 25c0 <Sd2Card::SD_readBlock(unsigned long, unsigned char*)+0x28>
    goto fail; // SD_CARD_ERROR_CMD17
  }
  if (!waitStartBlock()) {
    25b8:	4620      	mov	r0, r4
    25ba:	f7ff ffc9 	bl	2550 <Sd2Card::waitStartBlock()>
    25be:	b920      	cbnz	r0, 25ca <Sd2Card::SD_readBlock(unsigned long, unsigned char*)+0x32>
#endif
  chipSelectHigh();
  return true;

 fail:
  chipSelectHigh();
    25c0:	4620      	mov	r0, r4
    25c2:	f7ff fef3 	bl	23ac <Sd2Card::chipSelectHigh()>
  return false;
    25c6:	2000      	movs	r0, #0
}
    25c8:	bd70      	pop	{r4, r5, r6, pc}
		while ((port().RSR & LPSPI_RSR_RXEMPTY)) ;	// wait while the RSR fifo is empty...
		port().TCR = tcr;	// restore back
		return port().RDR;
	}

	void inline transfer(void *buf, size_t count) {transfer(buf, buf, count);}
    25ca:	4d11      	ldr	r5, [pc, #68]	; (2610 <Sd2Card::SD_readBlock(unsigned long, unsigned char*)+0x78>)
 static  uint8_t spiRec(void) {
	return SPI.transfer(0xff);
 }
 
 static void spiRec(uint8_t* buf, size_t len) {
	memset(buf, 0xFF, len);
    25cc:	f44f 7200 	mov.w	r2, #512	; 0x200
    25d0:	21ff      	movs	r1, #255	; 0xff
    25d2:	4630      	mov	r0, r6
    25d4:	f003 fd2a 	bl	602c <memset>
    25d8:	f44f 7300 	mov.w	r3, #512	; 0x200
    25dc:	4632      	mov	r2, r6
    25de:	4628      	mov	r0, r5
    25e0:	4631      	mov	r1, r6
    25e2:	f7ff fd35 	bl	2050 <SPIClass::transfer(void const*, void*, unsigned int)>
    25e6:	682b      	ldr	r3, [r5, #0]
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    25e8:	22ff      	movs	r2, #255	; 0xff
    25ea:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    25ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    25ee:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
    25f2:	d0fb      	beq.n	25ec <Sd2Card::SD_readBlock(unsigned long, unsigned char*)+0x54>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    25f4:	22ff      	movs	r2, #255	; 0xff
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
    25f6:	6f59      	ldr	r1, [r3, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    25f8:	665a      	str	r2, [r3, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    25fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    25fc:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
    2600:	d0fb      	beq.n	25fa <Sd2Card::SD_readBlock(unsigned long, unsigned char*)+0x62>
  dst[511] = SPDR;
  // skip CRC bytes
  spiRec();
  spiRec();
#endif
  chipSelectHigh();
    2602:	4620      	mov	r0, r4
    2604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2606:	f7ff fed1 	bl	23ac <Sd2Card::chipSelectHigh()>
  return true;
    260a:	2001      	movs	r0, #1
    260c:	bd70      	pop	{r4, r5, r6, pc}
    260e:	bf00      	nop
    2610:	2000450c 	.word	0x2000450c

00002614 <Sd2Card::writeData(unsigned char, unsigned char const*)>:
  chipSelectHigh();
  return false;
}
//------------------------------------------------------------------------------
// send one block of data for write block or write multiple blocks
uint8_t Sd2Card::writeData(uint8_t token, const uint8_t* src) {
    2614:	4b1b      	ldr	r3, [pc, #108]	; (2684 <Sd2Card::writeData(unsigned char, unsigned char const*)+0x70>)
    2616:	b410      	push	{r4}
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    2618:	681c      	ldr	r4, [r3, #0]
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    261a:	6661      	str	r1, [r4, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    261c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    261e:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2622:	d0fb      	beq.n	261c <Sd2Card::writeData(unsigned char, unsigned char const*)+0x8>
    2624:	1e51      	subs	r1, r2, #1
    2626:	6f63      	ldr	r3, [r4, #116]	; 0x74
    2628:	f202 12ff 	addw	r2, r2, #511	; 0x1ff
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    262c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    2630:	6663      	str	r3, [r4, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2632:	6de3      	ldr	r3, [r4, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2634:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2638:	d0fb      	beq.n	2632 <Sd2Card::writeData(unsigned char, unsigned char const*)+0x1e>
  // wait for last data byte
  while (!(SPSR & (1 << SPIF)));

#else  // OPTIMIZE_HARDWARE_SPI
  spiSend(token);
  for (uint16_t i = 0; i < 512; i++) {
    263a:	4291      	cmp	r1, r2
    263c:	6f63      	ldr	r3, [r4, #116]	; 0x74
    263e:	d1f5      	bne.n	262c <Sd2Card::writeData(unsigned char, unsigned char const*)+0x18>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2640:	23ff      	movs	r3, #255	; 0xff
    2642:	6663      	str	r3, [r4, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2644:	6de3      	ldr	r3, [r4, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2646:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    264a:	d0fb      	beq.n	2644 <Sd2Card::writeData(unsigned char, unsigned char const*)+0x30>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    264c:	23ff      	movs	r3, #255	; 0xff
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
    264e:	6f62      	ldr	r2, [r4, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    2650:	6663      	str	r3, [r4, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2652:	6de3      	ldr	r3, [r4, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2654:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2658:	d0fb      	beq.n	2652 <Sd2Card::writeData(unsigned char, unsigned char const*)+0x3e>
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    265a:	23ff      	movs	r3, #255	; 0xff
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
			if (fifo > 0) return port().RDR;
    265c:	6f62      	ldr	r2, [r4, #116]	; 0x74
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    265e:	6663      	str	r3, [r4, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    2660:	6de3      	ldr	r3, [r4, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    2662:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2666:	d0fb      	beq.n	2660 <Sd2Card::writeData(unsigned char, unsigned char const*)+0x4c>
    2668:	6f63      	ldr	r3, [r4, #116]	; 0x74
    266a:	b2db      	uxtb	r3, r3
    266c:	f003 021f 	and.w	r2, r3, #31
  }
#endif  // OPTIMIZE_HARDWARE_SPI
  spiSend(0xff);  // dummy crc
  spiSend(0xff);  // dummy crc

  status_ = spiRec();
    2670:	7043      	strb	r3, [r0, #1]
  if ((status_ & DATA_RES_MASK) != DATA_RES_ACCEPTED) {
    return false; // SD_CARD_ERROR_WRITE
  }
  return true;
}
    2672:	f85d 4b04 	ldr.w	r4, [sp], #4
    2676:	f1a2 0005 	sub.w	r0, r2, #5
    267a:	fab0 f080 	clz	r0, r0
    267e:	0940      	lsrs	r0, r0, #5
    2680:	4770      	bx	lr
    2682:	bf00      	nop
    2684:	2000450c 	.word	0x2000450c

00002688 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)>:
 * \param[in] blockNumber Logical block to be written.
 * \param[in] src Pointer to the location of the data to be written.
 * \return The value one, true, is returned for success and
 * the value zero, false, is returned for failure.
 */
uint8_t Sd2Card::SD_writeBlock(uint32_t blockNumber, const uint8_t* src) {
    2688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    268a:	4605      	mov	r5, r0
#if SD_PROTECT_BLOCK_ZERO
  // don't allow write to first block
  if (blockNumber == 0) {
    268c:	b169      	cbz	r1, 26aa <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x22>
    goto fail; // SD_CARD_ERROR_WRITE_BLOCK_ZERO
  }
#endif  // SD_PROTECT_BLOCK_ZERO

  // use address if not SDHC card
  if (type_ != SD_CARD_TYPE_SDHC) blockNumber <<= 9;
    268e:	7883      	ldrb	r3, [r0, #2]
    2690:	460c      	mov	r4, r1
    2692:	4616      	mov	r6, r2
    2694:	2b03      	cmp	r3, #3
    2696:	bf18      	it	ne
    2698:	024c      	lslne	r4, r1, #9
  chipSelectLow();
    269a:	f7ff fec1 	bl	2420 <Sd2Card::chipSelectLow()>
  if (cardCommand(CMD24, blockNumber)) {
    269e:	2118      	movs	r1, #24
    26a0:	4622      	mov	r2, r4
    26a2:	4628      	mov	r0, r5
    26a4:	f7ff fe2e 	bl	2304 <Sd2Card::cardCommand(unsigned char, unsigned long)>
    26a8:	b120      	cbz	r0, 26b4 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x2c>
  }
  chipSelectHigh();
  return true;

 fail:
  chipSelectHigh();
    26aa:	4628      	mov	r0, r5
    26ac:	f7ff fe7e 	bl	23ac <Sd2Card::chipSelectHigh()>
  return false;
    26b0:	2000      	movs	r0, #0
}
    26b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (type_ != SD_CARD_TYPE_SDHC) blockNumber <<= 9;
  chipSelectLow();
  if (cardCommand(CMD24, blockNumber)) {
    goto fail; // SD_CARD_ERROR_CMD24
  }
  if (!writeData(DATA_START_BLOCK, src)) goto fail;
    26b4:	4632      	mov	r2, r6
    26b6:	21fe      	movs	r1, #254	; 0xfe
    26b8:	4628      	mov	r0, r5
    26ba:	f7ff ffab 	bl	2614 <Sd2Card::writeData(unsigned char, unsigned char const*)>
    26be:	2800      	cmp	r0, #0
    26c0:	d0f3      	beq.n	26aa <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x22>
    26c2:	4915      	ldr	r1, [pc, #84]	; (2718 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x90>)
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    26c4:	20ff      	movs	r0, #255	; 0xff
    26c6:	4e15      	ldr	r6, [pc, #84]	; (271c <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x94>)
    26c8:	680f      	ldr	r7, [r1, #0]
    26ca:	6832      	ldr	r2, [r6, #0]
    26cc:	6650      	str	r0, [r2, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    26ce:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    26d0:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    26d4:	d0fb      	beq.n	26ce <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x46>
    26d6:	6f54      	ldr	r4, [r2, #116]	; 0x74
// wait for card to go not busy
uint8_t Sd2Card::waitNotBusy(unsigned int timeoutMillis) {
  unsigned int t0 = millis();
  unsigned int d;
  do {
    if (spiRec() == 0XFF) return true;
    26d8:	b2e4      	uxtb	r4, r4
    26da:	2cff      	cmp	r4, #255	; 0xff
    26dc:	d005      	beq.n	26ea <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x62>
    26de:	680b      	ldr	r3, [r1, #0]
    d = millis() - t0;
  }
  while (d < timeoutMillis);
    26e0:	1bdb      	subs	r3, r3, r7
    26e2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    26e6:	d3f1      	bcc.n	26cc <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x44>
    26e8:	e7df      	b.n	26aa <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x22>
  // wait for flash programming to complete
  if (!waitNotBusy(SD_WRITE_TIMEOUT)) {
    goto fail; // SD_CARD_ERROR_WRITE_TIMEOUT
  }
  // response is r2 so get and check two bytes for nonzero
  if (cardCommand(CMD13, 0) || spiRec()) {
    26ea:	2200      	movs	r2, #0
    26ec:	210d      	movs	r1, #13
    26ee:	4628      	mov	r0, r5
    26f0:	f7ff fe08 	bl	2304 <Sd2Card::cardCommand(unsigned char, unsigned long)>
    26f4:	2800      	cmp	r0, #0
    26f6:	d1d8      	bne.n	26aa <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x22>
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
    26f8:	6832      	ldr	r2, [r6, #0]
	}

	// Write to the SPI bus (MOSI pin) and also receive (MISO pin)
	uint8_t transfer(uint8_t data) {
		// TODO: check for space in fifo?
		port().TDR = data;
    26fa:	6654      	str	r4, [r2, #100]	; 0x64
		while (1) {
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
    26fc:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
    26fe:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
    2702:	d0fb      	beq.n	26fc <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x74>
    2704:	6f53      	ldr	r3, [r2, #116]	; 0x74
    2706:	f013 0fff 	tst.w	r3, #255	; 0xff
    270a:	d1ce      	bne.n	26aa <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)+0x22>
    goto fail; // SD_CARD_ERROR_WRITE_PROGRAMMING
  }
  chipSelectHigh();
    270c:	4628      	mov	r0, r5
    270e:	f7ff fe4d 	bl	23ac <Sd2Card::chipSelectHigh()>
  return true;
    2712:	2001      	movs	r0, #1
    2714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2716:	bf00      	nop
    2718:	20006b4c 	.word	0x20006b4c
    271c:	2000450c 	.word	0x2000450c

00002720 <_GLOBAL__sub_I__ZN7Sd2Card11cardCommandEhm>:
public:
	SPISettings(uint32_t clockIn, uint8_t bitOrderIn, uint8_t dataModeIn) : _clock(clockIn) {
		init_AlwaysInline(bitOrderIn, dataModeIn);
	}

	SPISettings() : _clock(4000000) {
    2720:	4b02      	ldr	r3, [pc, #8]	; (272c <_GLOBAL__sub_I__ZN7Sd2Card11cardCommandEhm+0xc>)
    2722:	2207      	movs	r2, #7
    2724:	4902      	ldr	r1, [pc, #8]	; (2730 <_GLOBAL__sub_I__ZN7Sd2Card11cardCommandEhm+0x10>)
    2726:	e883 0006 	stmia.w	r3, {r1, r2}
    272a:	4770      	bx	lr
    272c:	20006904 	.word	0x20006904
    2730:	003d0900 	.word	0x003d0900

00002734 <SdFile::sync() [clone .part.23] [clone .constprop.37]>:
 * \return The value one, true, is returned for success and
 * the value zero, false, is returned for failure.
 * Reasons for failure include a call to sync() before a file has been
 * opened or an I/O error.
 */
uint8_t SdFile::sync(void) {
    2734:	b538      	push	{r3, r4, r5, lr}
  // only allow open files and directories
  if (!isOpen()) return false;

  if (flags_ & F_FILE_DIR_DIRTY) {
    2736:	f990 3005 	ldrsb.w	r3, [r0, #5]
    273a:	2b00      	cmp	r3, #0
    273c:	db03      	blt.n	2746 <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x12>
    }
    // clear directory dirty
    flags_ &= ~F_FILE_DIR_DIRTY;
  }
  return SdVolume::cacheFlush();
}
    273e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      d->lastAccessDate = d->lastWriteDate;
    }
    // clear directory dirty
    flags_ &= ~F_FILE_DIR_DIRTY;
  }
  return SdVolume::cacheFlush();
    2742:	f000 b977 	b.w	2a34 <SdVolume::cacheFlush()>
    2746:	4604      	mov	r4, r0
}
//------------------------------------------------------------------------------
// cache a file's directory entry
// return pointer to cached entry or null for failure
dir_t* SdFile::cacheDirEntry(uint8_t action) {
  if (!SdVolume::cacheRawBlock(dirBlock_, action)) return NULL;
    2748:	2101      	movs	r1, #1
    274a:	6900      	ldr	r0, [r0, #16]
    274c:	f000 f9b2 	bl	2ab4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)>
    2750:	b300      	cbz	r0, 2794 <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x60>
  return SdVolume::cacheBuffer_.dir + dirIndex_;
    2752:	7d25      	ldrb	r5, [r4, #20]
    2754:	4b10      	ldr	r3, [pc, #64]	; (2798 <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x64>)
  // only allow open files and directories
  if (!isOpen()) return false;

  if (flags_ & F_FILE_DIR_DIRTY) {
    dir_t* d = cacheDirEntry(SdVolume::CACHE_FOR_WRITE);
    if (!d) return false;
    2756:	eb13 1545 	adds.w	r5, r3, r5, lsl #5
    275a:	d01b      	beq.n	2794 <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x60>

    // do not set filesize for dir files
    if (!isDir()) d->fileSize = fileSize_;
    275c:	79a3      	ldrb	r3, [r4, #6]
    275e:	2b01      	cmp	r3, #1
    2760:	d915      	bls.n	278e <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x5a>

    // update first cluster fields
    d->firstClusterLow = firstCluster_ & 0XFFFF;
    2762:	69e3      	ldr	r3, [r4, #28]
    d->firstClusterHigh = firstCluster_ >> 16;

    // set modify time if user supplied a callback date/time function
    if (dateTime_) {
    2764:	490d      	ldr	r1, [pc, #52]	; (279c <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x68>)
    // do not set filesize for dir files
    if (!isDir()) d->fileSize = fileSize_;

    // update first cluster fields
    d->firstClusterLow = firstCluster_ & 0XFFFF;
    d->firstClusterHigh = firstCluster_ >> 16;
    2766:	0c1a      	lsrs	r2, r3, #16

    // do not set filesize for dir files
    if (!isDir()) d->fileSize = fileSize_;

    // update first cluster fields
    d->firstClusterLow = firstCluster_ & 0XFFFF;
    2768:	836b      	strh	r3, [r5, #26]
    d->firstClusterHigh = firstCluster_ >> 16;

    // set modify time if user supplied a callback date/time function
    if (dateTime_) {
    276a:	680b      	ldr	r3, [r1, #0]
    // do not set filesize for dir files
    if (!isDir()) d->fileSize = fileSize_;

    // update first cluster fields
    d->firstClusterLow = firstCluster_ & 0XFFFF;
    d->firstClusterHigh = firstCluster_ >> 16;
    276c:	82aa      	strh	r2, [r5, #20]

    // set modify time if user supplied a callback date/time function
    if (dateTime_) {
    276e:	b133      	cbz	r3, 277e <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x4a>
      dateTime_(&d->lastWriteDate, &d->lastWriteTime);
    2770:	f105 0116 	add.w	r1, r5, #22
    2774:	f105 0018 	add.w	r0, r5, #24
    2778:	4798      	blx	r3
      d->lastAccessDate = d->lastWriteDate;
    277a:	8b2b      	ldrh	r3, [r5, #24]
    277c:	826b      	strh	r3, [r5, #18]
    }
    // clear directory dirty
    flags_ &= ~F_FILE_DIR_DIRTY;
    277e:	7963      	ldrb	r3, [r4, #5]
    2780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2784:	7163      	strb	r3, [r4, #5]
  }
  return SdVolume::cacheFlush();
}
    2786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      d->lastAccessDate = d->lastWriteDate;
    }
    // clear directory dirty
    flags_ &= ~F_FILE_DIR_DIRTY;
  }
  return SdVolume::cacheFlush();
    278a:	f000 b953 	b.w	2a34 <SdVolume::cacheFlush()>
  if (flags_ & F_FILE_DIR_DIRTY) {
    dir_t* d = cacheDirEntry(SdVolume::CACHE_FOR_WRITE);
    if (!d) return false;

    // do not set filesize for dir files
    if (!isDir()) d->fileSize = fileSize_;
    278e:	69a3      	ldr	r3, [r4, #24]
    2790:	61eb      	str	r3, [r5, #28]
    2792:	e7e6      	b.n	2762 <SdFile::sync() [clone .part.23] [clone .constprop.37]+0x2e>
    }
    // clear directory dirty
    flags_ &= ~F_FILE_DIR_DIRTY;
  }
  return SdVolume::cacheFlush();
}
    2794:	2000      	movs	r0, #0
    2796:	bd38      	pop	{r3, r4, r5, pc}
    2798:	2000691c 	.word	0x2000691c
    279c:	20006910 	.word	0x20006910

000027a0 <SdFile::addCluster()>:
// suppress cpplint warnings with NOLINT comment
void (*SdFile::oldDateTime_)(uint16_t& date, uint16_t& time) = NULL;  // NOLINT
#endif  // ALLOW_DEPRECATED_FUNCTIONS
//------------------------------------------------------------------------------
// add a cluster to a file
uint8_t SdFile::addCluster() {
    27a0:	b510      	push	{r4, lr}
  if (!vol_->allocContiguous(1, &curCluster_)) return false;
    27a2:	f100 0208 	add.w	r2, r0, #8
// suppress cpplint warnings with NOLINT comment
void (*SdFile::oldDateTime_)(uint16_t& date, uint16_t& time) = NULL;  // NOLINT
#endif  // ALLOW_DEPRECATED_FUNCTIONS
//------------------------------------------------------------------------------
// add a cluster to a file
uint8_t SdFile::addCluster() {
    27a6:	4604      	mov	r4, r0
  if (!vol_->allocContiguous(1, &curCluster_)) return false;
    27a8:	2101      	movs	r1, #1
    27aa:	6a00      	ldr	r0, [r0, #32]
    27ac:	f000 fa2c 	bl	2c08 <SdVolume::allocContiguous(unsigned long, unsigned long*)>
    27b0:	b150      	cbz	r0, 27c8 <SdFile::addCluster()+0x28>

  // if first cluster of file link to directory entry
  if (firstCluster_ == 0) {
    27b2:	69e3      	ldr	r3, [r4, #28]
    27b4:	b93b      	cbnz	r3, 27c6 <SdFile::addCluster()+0x26>
    firstCluster_ = curCluster_;
    flags_ |= F_FILE_DIR_DIRTY;
    27b6:	7963      	ldrb	r3, [r4, #5]
    27b8:	2001      	movs	r0, #1
uint8_t SdFile::addCluster() {
  if (!vol_->allocContiguous(1, &curCluster_)) return false;

  // if first cluster of file link to directory entry
  if (firstCluster_ == 0) {
    firstCluster_ = curCluster_;
    27ba:	68a2      	ldr	r2, [r4, #8]
    flags_ |= F_FILE_DIR_DIRTY;
    27bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
uint8_t SdFile::addCluster() {
  if (!vol_->allocContiguous(1, &curCluster_)) return false;

  // if first cluster of file link to directory entry
  if (firstCluster_ == 0) {
    firstCluster_ = curCluster_;
    27c0:	61e2      	str	r2, [r4, #28]
    flags_ |= F_FILE_DIR_DIRTY;
    27c2:	7163      	strb	r3, [r4, #5]
    27c4:	bd10      	pop	{r4, pc}
  }
  return true;
    27c6:	2001      	movs	r0, #1
}
    27c8:	bd10      	pop	{r4, pc}
    27ca:	bf00      	nop

000027cc <SdFile::seekSet(unsigned long)>:
 * \param[in] pos The new position in bytes from the beginning of the file.
 *
 * \return The value one, true, is returned for success and
 * the value zero, false, is returned for failure.
 */
uint8_t SdFile::seekSet(uint32_t pos) {
    27cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    27ce:	7983      	ldrb	r3, [r0, #6]
  // error if file not open or seek past end of file
  if (!isOpen() || pos > fileSize_) return false;
    27d0:	b113      	cbz	r3, 27d8 <SdFile::seekSet(unsigned long)+0xc>
    27d2:	6982      	ldr	r2, [r0, #24]
    27d4:	428a      	cmp	r2, r1
    27d6:	d201      	bcs.n	27dc <SdFile::seekSet(unsigned long)+0x10>
    27d8:	2000      	movs	r0, #0
    27da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  if (type_ == FAT_FILE_TYPE_ROOT16) {
    27dc:	2b02      	cmp	r3, #2
    27de:	460f      	mov	r7, r1
    27e0:	4605      	mov	r5, r0
    27e2:	d01c      	beq.n	281e <SdFile::seekSet(unsigned long)+0x52>
    curPosition_ = pos;
    return true;
  }
  if (pos == 0) {
    27e4:	b1f7      	cbz	r7, 2824 <SdFile::seekSet(unsigned long)+0x58>
    curCluster_ = 0;
    curPosition_ = 0;
    return true;
  }
  // calculate cluster index for cur and new position
  uint32_t nCur = (curPosition_ - 1) >> (vol_->clusterSizeShift_ + 9);
    27e6:	6a2b      	ldr	r3, [r5, #32]
  uint32_t nNew = (pos - 1) >> (vol_->clusterSizeShift_ + 9);
    27e8:	1e7c      	subs	r4, r7, #1
    curCluster_ = 0;
    curPosition_ = 0;
    return true;
  }
  // calculate cluster index for cur and new position
  uint32_t nCur = (curPosition_ - 1) >> (vol_->clusterSizeShift_ + 9);
    27ea:	68e9      	ldr	r1, [r5, #12]
    27ec:	7c1b      	ldrb	r3, [r3, #16]
    27ee:	1e4a      	subs	r2, r1, #1
    27f0:	3309      	adds	r3, #9
    27f2:	40da      	lsrs	r2, r3
  uint32_t nNew = (pos - 1) >> (vol_->clusterSizeShift_ + 9);
    27f4:	40dc      	lsrs	r4, r3

  if (nNew < nCur || curPosition_ == 0) {
    27f6:	42a2      	cmp	r2, r4
    27f8:	d802      	bhi.n	2800 <SdFile::seekSet(unsigned long)+0x34>
    27fa:	b109      	cbz	r1, 2800 <SdFile::seekSet(unsigned long)+0x34>
    // must follow chain from first cluster
    curCluster_ = firstCluster_;
  } else {
    // advance from curPosition
    nNew -= nCur;
    27fc:	1aa4      	subs	r4, r4, r2
    27fe:	e001      	b.n	2804 <SdFile::seekSet(unsigned long)+0x38>
  uint32_t nCur = (curPosition_ - 1) >> (vol_->clusterSizeShift_ + 9);
  uint32_t nNew = (pos - 1) >> (vol_->clusterSizeShift_ + 9);

  if (nNew < nCur || curPosition_ == 0) {
    // must follow chain from first cluster
    curCluster_ = firstCluster_;
    2800:	69eb      	ldr	r3, [r5, #28]
    2802:	60ab      	str	r3, [r5, #8]
  } else {
    // advance from curPosition
    nNew -= nCur;
  }
  while (nNew--) {
    if (!vol_->fatGet(curCluster_, &curCluster_)) return false;
    2804:	f105 0608 	add.w	r6, r5, #8
    2808:	e006      	b.n	2818 <SdFile::seekSet(unsigned long)+0x4c>
    280a:	68a9      	ldr	r1, [r5, #8]
    280c:	3c01      	subs	r4, #1
    280e:	6a28      	ldr	r0, [r5, #32]
    2810:	f000 f9c0 	bl	2b94 <SdVolume::fatGet(unsigned long, unsigned long*) const>
    2814:	2800      	cmp	r0, #0
    2816:	d0df      	beq.n	27d8 <SdFile::seekSet(unsigned long)+0xc>
    2818:	4632      	mov	r2, r6
    curCluster_ = firstCluster_;
  } else {
    // advance from curPosition
    nNew -= nCur;
  }
  while (nNew--) {
    281a:	2c00      	cmp	r4, #0
    281c:	d1f5      	bne.n	280a <SdFile::seekSet(unsigned long)+0x3e>
uint8_t SdFile::seekSet(uint32_t pos) {
  // error if file not open or seek past end of file
  if (!isOpen() || pos > fileSize_) return false;

  if (type_ == FAT_FILE_TYPE_ROOT16) {
    curPosition_ = pos;
    281e:	60ef      	str	r7, [r5, #12]
    return true;
    2820:	2001      	movs	r0, #1
    2822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  if (pos == 0) {
    // set position to start of file
    curCluster_ = 0;
    2824:	60af      	str	r7, [r5, #8]
    curPosition_ = 0;
    return true;
    2826:	2001      	movs	r0, #1
    return true;
  }
  if (pos == 0) {
    // set position to start of file
    curCluster_ = 0;
    curPosition_ = 0;
    2828:	60ef      	str	r7, [r5, #12]
    return true;
    282a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000282c <SdFile::write(void const*, unsigned int)>:
 * \a nbyte.  If an error occurs, write() returns -1.  Possible errors
 * include write() is called before a file has been opened, write is called
 * for a read-only file, device is full, a corrupt file system or an I/O error.
 *
 */
size_t SdFile::write(const void* buf, size_t nbyte) {
    282c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2830:	b085      	sub	sp, #20
    2832:	4607      	mov	r7, r0
    2834:	9201      	str	r2, [sp, #4]

  // number of bytes left to write  -  must be before goto statements
  size_t nToWrite = nbyte;

  // error if not a normal file or is read-only
  if (!isFile() || !(flags_ & O_WRITE)) goto writeErrorReturn;
    2836:	7982      	ldrb	r2, [r0, #6]
    2838:	2a01      	cmp	r2, #1
    283a:	d005      	beq.n	2848 <SdFile::write(void const*, unsigned int)+0x1c>
	int getWriteError() { return write_error; }
	void clearWriteError() { setWriteError(0); }
	int printf(const char *format, ...);
	int printf(const __FlashStringHelper *format, ...);
  protected:
	void setWriteError(int err = 1) { write_error = err; }
    283c:	2301      	movs	r3, #1

 writeErrorReturn:
  // return for write error
  //writeError = true;
  setWriteError();
  return 0;
    283e:	2000      	movs	r0, #0
    2840:	713b      	strb	r3, [r7, #4]
}
    2842:	b005      	add	sp, #20
    2844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

  // number of bytes left to write  -  must be before goto statements
  size_t nToWrite = nbyte;

  // error if not a normal file or is read-only
  if (!isFile() || !(flags_ & O_WRITE)) goto writeErrorReturn;
    2848:	7942      	ldrb	r2, [r0, #5]
    284a:	0794      	lsls	r4, r2, #30
    284c:	d5f6      	bpl.n	283c <SdFile::write(void const*, unsigned int)+0x10>

  // seek to end of file if append flag
  if ((flags_ & O_APPEND) && curPosition_ != fileSize_) {
    284e:	0753      	lsls	r3, r2, #29
    2850:	468b      	mov	fp, r1
    2852:	d508      	bpl.n	2866 <SdFile::write(void const*, unsigned int)+0x3a>
    2854:	69b9      	ldr	r1, [r7, #24]
    2856:	68fb      	ldr	r3, [r7, #12]
    2858:	428b      	cmp	r3, r1
    285a:	f000 80c0 	beq.w	29de <SdFile::write(void const*, unsigned int)+0x1b2>
  }
  /**
   *  Set the files current position to end of file.  Useful to position
   *  a file for append. See seekSet().
   */
  uint8_t seekEnd(void) {return seekSet(fileSize_);}
    285e:	f7ff ffb5 	bl	27cc <SdFile::seekSet(unsigned long)>
    if (!seekEnd()) goto writeErrorReturn;
    2862:	2800      	cmp	r0, #0
    2864:	d0ea      	beq.n	283c <SdFile::write(void const*, unsigned int)+0x10>
  }

  while (nToWrite > 0) {
    2866:	9b01      	ldr	r3, [sp, #4]
    2868:	68f9      	ldr	r1, [r7, #12]
    286a:	2b00      	cmp	r3, #0
    286c:	f000 80c5 	beq.w	29fa <SdFile::write(void const*, unsigned int)+0x1ce>
 * \a nbyte.  If an error occurs, write() returns -1.  Possible errors
 * include write() is called before a file has been opened, write is called
 * for a read-only file, device is full, a corrupt file system or an I/O error.
 *
 */
size_t SdFile::write(const void* buf, size_t nbyte) {
    2870:	f8dd 8004 	ldr.w	r8, [sp, #4]
        // rewrite part of block
        if (!SdVolume::cacheRawBlock(block, SdVolume::CACHE_FOR_WRITE)) {
          goto writeErrorReturn;
        }
      }
      uint8_t* dst = SdVolume::cacheBuffer_.data + blockOffset;
    2874:	f8df 919c 	ldr.w	r9, [pc, #412]	; 2a14 <SdFile::write(void const*, unsigned int)+0x1e8>
      src += 512;
    } else {
      if (blockOffset == 0 && curPosition_ >= fileSize_) {
        // start of new block don't need to read into cache
        if (!SdVolume::cacheFlush()) goto writeErrorReturn;
        SdVolume::cacheBlockNumber_ = block;
    2878:	f8df a19c 	ldr.w	sl, [pc, #412]	; 2a18 <SdFile::write(void const*, unsigned int)+0x1ec>
  if ((flags_ & O_APPEND) && curPosition_ != fileSize_) {
    if (!seekEnd()) goto writeErrorReturn;
  }

  while (nToWrite > 0) {
    uint8_t blockOfCluster = vol_->blockOfCluster(curPosition_);
    287c:	6a38      	ldr	r0, [r7, #32]
    uint16_t blockOffset = curPosition_ & 0X1FF;
    287e:	f3c1 0608 	ubfx	r6, r1, #0, #9
  uint16_t rootDirEntryCount_;  // number of entries in FAT16 root dir
  uint32_t rootDirStart_;       // root start block for FAT16, cluster for FAT32
  //----------------------------------------------------------------------------
  uint8_t allocContiguous(uint32_t count, uint32_t* curCluster);
  uint8_t blockOfCluster(uint32_t position) const {
          return (position >> 9) & (blocksPerCluster_ - 1);}
    2882:	7902      	ldrb	r2, [r0, #4]
    2884:	3a01      	subs	r2, #1
    2886:	ea02 2551 	and.w	r5, r2, r1, lsr #9
    if (blockOfCluster == 0 && blockOffset == 0) {
    288a:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    288e:	d153      	bne.n	2938 <SdFile::write(void const*, unsigned int)+0x10c>
    2890:	2e00      	cmp	r6, #0
    2892:	d151      	bne.n	2938 <SdFile::write(void const*, unsigned int)+0x10c>
      // start of new cluster
      if (curCluster_ == 0) {
    2894:	68b9      	ldr	r1, [r7, #8]
    2896:	2900      	cmp	r1, #0
    2898:	d179      	bne.n	298e <SdFile::write(void const*, unsigned int)+0x162>
        if (firstCluster_ == 0) {
    289a:	69fa      	ldr	r2, [r7, #28]
    289c:	2a00      	cmp	r2, #0
    289e:	f000 8089 	beq.w	29b4 <SdFile::write(void const*, unsigned int)+0x188>
        if (!vol_->fatGet(curCluster_, &next)) return false;
        if (vol_->isEOC(next)) {
          // add cluster if at end of chain
          if (!addCluster()) goto writeErrorReturn;
        } else {
          curCluster_ = next;
    28a2:	60ba      	str	r2, [r7, #8]
        }
      }
    }
    // max space in block
    uint16_t n = 512 - blockOffset;
    28a4:	f5c6 7400 	rsb	r4, r6, #512	; 0x200

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    28a8:	3a02      	subs	r2, #2
    28aa:	f890 e010 	ldrb.w	lr, [r0, #16]
          curCluster_ = next;
        }
      }
    }
    // max space in block
    uint16_t n = 512 - blockOffset;
    28ae:	b2a4      	uxth	r4, r4

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    28b0:	6941      	ldr	r1, [r0, #20]
    }
    // max space in block
    uint16_t n = 512 - blockOffset;

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;
    28b2:	4544      	cmp	r4, r8
    28b4:	d942      	bls.n	293c <SdFile::write(void const*, unsigned int)+0x110>

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    28b6:	fa02 f20e 	lsl.w	r2, r2, lr
    28ba:	440d      	add	r5, r1
    }
    // max space in block
    uint16_t n = 512 - blockOffset;

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;
    28bc:	fa1f f488 	uxth.w	r4, r8

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    28c0:	4415      	add	r5, r2
        SdVolume::cacheBlockNumber_ = 0XFFFFFFFF;
      }
      if (!vol_->writeBlock(block, src)) goto writeErrorReturn;
      src += 512;
    } else {
      if (blockOffset == 0 && curPosition_ >= fileSize_) {
    28c2:	b91e      	cbnz	r6, 28cc <SdFile::write(void const*, unsigned int)+0xa0>
    28c4:	68f8      	ldr	r0, [r7, #12]
    28c6:	69ba      	ldr	r2, [r7, #24]
    28c8:	4290      	cmp	r0, r2
    28ca:	d253      	bcs.n	2974 <SdFile::write(void const*, unsigned int)+0x148>
        if (!SdVolume::cacheFlush()) goto writeErrorReturn;
        SdVolume::cacheBlockNumber_ = block;
        SdVolume::cacheSetDirty();
      } else {
        // rewrite part of block
        if (!SdVolume::cacheRawBlock(block, SdVolume::CACHE_FOR_WRITE)) {
    28cc:	4628      	mov	r0, r5
    28ce:	2101      	movs	r1, #1
    28d0:	f000 f8f0 	bl	2ab4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)>
    28d4:	2800      	cmp	r0, #0
    28d6:	d0b1      	beq.n	283c <SdFile::write(void const*, unsigned int)+0x10>
          goto writeErrorReturn;
        }
      }
      uint8_t* dst = SdVolume::cacheBuffer_.data + blockOffset;
    28d8:	444e      	add	r6, r9
      uint8_t* end = dst + n;
    28da:	eb06 0e04 	add.w	lr, r6, r4
      while (dst != end) *dst++ = *src++;
    28de:	4576      	cmp	r6, lr
    28e0:	d00d      	beq.n	28fe <SdFile::write(void const*, unsigned int)+0xd2>
    28e2:	f10b 31ff 	add.w	r1, fp, #4294967295
    28e6:	1e72      	subs	r2, r6, #1
    28e8:	f10e 35ff 	add.w	r5, lr, #4294967295
    28ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    28f0:	f802 0f01 	strb.w	r0, [r2, #1]!
    28f4:	4295      	cmp	r5, r2
    28f6:	d1f9      	bne.n	28ec <SdFile::write(void const*, unsigned int)+0xc0>
    28f8:	ebc6 060e 	rsb	r6, r6, lr
    28fc:	44b3      	add	fp, r6
    }
    nToWrite -= n;
    curPosition_ += n;
    28fe:	68fd      	ldr	r5, [r7, #12]
  // seek to end of file if append flag
  if ((flags_ & O_APPEND) && curPosition_ != fileSize_) {
    if (!seekEnd()) goto writeErrorReturn;
  }

  while (nToWrite > 0) {
    2900:	ebb8 0804 	subs.w	r8, r8, r4
      uint8_t* dst = SdVolume::cacheBuffer_.data + blockOffset;
      uint8_t* end = dst + n;
      while (dst != end) *dst++ = *src++;
    }
    nToWrite -= n;
    curPosition_ += n;
    2904:	eb04 0105 	add.w	r1, r4, r5
    2908:	60f9      	str	r1, [r7, #12]
  // seek to end of file if append flag
  if ((flags_ & O_APPEND) && curPosition_ != fileSize_) {
    if (!seekEnd()) goto writeErrorReturn;
  }

  while (nToWrite > 0) {
    290a:	d1b7      	bne.n	287c <SdFile::write(void const*, unsigned int)+0x50>
      while (dst != end) *dst++ = *src++;
    }
    nToWrite -= n;
    curPosition_ += n;
  }
  if (curPosition_ > fileSize_) {
    290c:	69bb      	ldr	r3, [r7, #24]
    290e:	4299      	cmp	r1, r3
    2910:	d96a      	bls.n	29e8 <SdFile::write(void const*, unsigned int)+0x1bc>
    // update fileSize and insure sync will update dir entry
    fileSize_ = curPosition_;
    flags_ |= F_FILE_DIR_DIRTY;
    2912:	797a      	ldrb	r2, [r7, #5]
    nToWrite -= n;
    curPosition_ += n;
  }
  if (curPosition_ > fileSize_) {
    // update fileSize and insure sync will update dir entry
    fileSize_ = curPosition_;
    2914:	61b9      	str	r1, [r7, #24]
    flags_ |= F_FILE_DIR_DIRTY;
    2916:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    291a:	717a      	strb	r2, [r7, #5]
  } else if (dateTime_ && nbyte) {
    // insure sync will update modified date and time
    flags_ |= F_FILE_DIR_DIRTY;
  }

  if (flags_ & O_SYNC) {
    291c:	0712      	lsls	r2, r2, #28
    291e:	d507      	bpl.n	2930 <SdFile::write(void const*, unsigned int)+0x104>
 * Reasons for failure include a call to sync() before a file has been
 * opened or an I/O error.
 */
uint8_t SdFile::sync(void) {
  // only allow open files and directories
  if (!isOpen()) return false;
    2920:	79bb      	ldrb	r3, [r7, #6]
    2922:	2b00      	cmp	r3, #0
    2924:	d08a      	beq.n	283c <SdFile::write(void const*, unsigned int)+0x10>
    2926:	4638      	mov	r0, r7
    2928:	f7ff ff04 	bl	2734 <SdFile::sync() [clone .part.23] [clone .constprop.37]>
    // insure sync will update modified date and time
    flags_ |= F_FILE_DIR_DIRTY;
  }

  if (flags_ & O_SYNC) {
    if (!sync()) goto writeErrorReturn;
    292c:	2800      	cmp	r0, #0
    292e:	d085      	beq.n	283c <SdFile::write(void const*, unsigned int)+0x10>
        } else {
          curCluster_ = firstCluster_;
        }
      } else {
        uint32_t next;
        if (!vol_->fatGet(curCluster_, &next)) return false;
    2930:	9801      	ldr	r0, [sp, #4]
 writeErrorReturn:
  // return for write error
  //writeError = true;
  setWriteError();
  return 0;
}
    2932:	b005      	add	sp, #20
    2934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2938:	68ba      	ldr	r2, [r7, #8]
    293a:	e7b3      	b.n	28a4 <SdFile::write(void const*, unsigned int)+0x78>

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    293c:	fa02 f20e 	lsl.w	r2, r2, lr
    2940:	440d      	add	r5, r1
    if (n == 512) {
    2942:	f5b4 7f00 	cmp.w	r4, #512	; 0x200

    // lesser of space and amount to write
    if (n > nToWrite) n = nToWrite;

    // block for data write
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    2946:	4415      	add	r5, r2
    if (n == 512) {
    2948:	d1bb      	bne.n	28c2 <SdFile::write(void const*, unsigned int)+0x96>
      // full block - don't need to use cache
      // invalidate cache if block is in cache
      if (SdVolume::cacheBlockNumber_ == block) {
    294a:	f8da 2000 	ldr.w	r2, [sl]
    294e:	4295      	cmp	r5, r2
    2950:	d039      	beq.n	29c6 <SdFile::write(void const*, unsigned int)+0x19a>
  }
  uint8_t readBlock(uint32_t block, uint8_t* dst) {
    return sdCard_->readBlock(block, dst);
  }
  uint8_t writeBlock(uint32_t block, const uint8_t* dst) {
    return sdCard_->writeBlock(block, dst);
    2952:	4a2c      	ldr	r2, [pc, #176]	; (2a04 <SdFile::write(void const*, unsigned int)+0x1d8>)
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    2954:	4629      	mov	r1, r5
    2956:	6810      	ldr	r0, [r2, #0]
    return SD_readBlock(block, dst);
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
    2958:	7802      	ldrb	r2, [r0, #0]
    295a:	2afe      	cmp	r2, #254	; 0xfe
    295c:	d038      	beq.n	29d0 <SdFile::write(void const*, unsigned int)+0x1a4>
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    }
    #endif
    return SD_writeBlock(block, src);
    295e:	465a      	mov	r2, fp
    2960:	f7ff fe92 	bl	2688 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)>
        SdVolume::cacheBlockNumber_ = 0XFFFFFFFF;
      }
      if (!vol_->writeBlock(block, src)) goto writeErrorReturn;
    2964:	2800      	cmp	r0, #0
    2966:	f43f af69 	beq.w	283c <SdFile::write(void const*, unsigned int)+0x10>
      src += 512;
    296a:	f50b 7b00 	add.w	fp, fp, #512	; 0x200
    296e:	f44f 7400 	mov.w	r4, #512	; 0x200
    2972:	e7c4      	b.n	28fe <SdFile::write(void const*, unsigned int)+0xd2>
    } else {
      if (blockOffset == 0 && curPosition_ >= fileSize_) {
        // start of new block don't need to read into cache
        if (!SdVolume::cacheFlush()) goto writeErrorReturn;
    2974:	f000 f85e 	bl	2a34 <SdVolume::cacheFlush()>
    2978:	2800      	cmp	r0, #0
    297a:	f43f af5f 	beq.w	283c <SdFile::write(void const*, unsigned int)+0x10>
           return dataStartBlock_ + ((cluster - 2) << clusterSizeShift_);}
  uint32_t blockNumber(uint32_t cluster, uint32_t position) const {
           return clusterStartBlock(cluster) + blockOfCluster(position);}
  static uint8_t cacheFlush(void);
  static uint8_t cacheRawBlock(uint32_t blockNumber, uint8_t action);
  static void cacheSetDirty(void) {cacheDirty_ |= CACHE_FOR_WRITE;}
    297e:	4922      	ldr	r1, [pc, #136]	; (2a08 <SdFile::write(void const*, unsigned int)+0x1dc>)
        SdVolume::cacheBlockNumber_ = block;
    2980:	f8ca 5000 	str.w	r5, [sl]
    2984:	780a      	ldrb	r2, [r1, #0]
    2986:	f042 0201 	orr.w	r2, r2, #1
    298a:	700a      	strb	r2, [r1, #0]
    298c:	e7a4      	b.n	28d8 <SdFile::write(void const*, unsigned int)+0xac>
        } else {
          curCluster_ = firstCluster_;
        }
      } else {
        uint32_t next;
        if (!vol_->fatGet(curCluster_, &next)) return false;
    298e:	aa03      	add	r2, sp, #12
    2990:	f000 f900 	bl	2b94 <SdVolume::fatGet(unsigned long, unsigned long*) const>
    2994:	2800      	cmp	r0, #0
    2996:	f43f af54 	beq.w	2842 <SdFile::write(void const*, unsigned int)+0x16>
        if (vol_->isEOC(next)) {
    299a:	6a38      	ldr	r0, [r7, #32]
  uint8_t fatPutEOC(uint32_t cluster) {
    return fatPut(cluster, 0x0FFFFFFF);
  }
  uint8_t freeChain(uint32_t cluster);
  uint8_t isEOC(uint32_t cluster) const {
    return  cluster >= (fatType_ == 16 ? FAT16EOC_MIN : FAT32EOC_MIN);
    299c:	f64f 71f8 	movw	r1, #65528	; 0xfff8
    29a0:	4b1a      	ldr	r3, [pc, #104]	; (2a0c <SdFile::write(void const*, unsigned int)+0x1e0>)
    29a2:	f890 4020 	ldrb.w	r4, [r0, #32]
    29a6:	9a03      	ldr	r2, [sp, #12]
    29a8:	2c10      	cmp	r4, #16
    29aa:	bf18      	it	ne
    29ac:	4619      	movne	r1, r3
    29ae:	428a      	cmp	r2, r1
    29b0:	f4ff af77 	bcc.w	28a2 <SdFile::write(void const*, unsigned int)+0x76>
          // add cluster if at end of chain
          if (!addCluster()) goto writeErrorReturn;
    29b4:	4638      	mov	r0, r7
    29b6:	f7ff fef3 	bl	27a0 <SdFile::addCluster()>
    29ba:	2800      	cmp	r0, #0
    29bc:	f43f af3e 	beq.w	283c <SdFile::write(void const*, unsigned int)+0x10>
    29c0:	6a38      	ldr	r0, [r7, #32]
    29c2:	68ba      	ldr	r2, [r7, #8]
    29c4:	e76e      	b.n	28a4 <SdFile::write(void const*, unsigned int)+0x78>
    uint32_t block = vol_->clusterStartBlock(curCluster_) + blockOfCluster;
    if (n == 512) {
      // full block - don't need to use cache
      // invalidate cache if block is in cache
      if (SdVolume::cacheBlockNumber_ == block) {
        SdVolume::cacheBlockNumber_ = 0XFFFFFFFF;
    29c6:	f04f 32ff 	mov.w	r2, #4294967295
    29ca:	f8ca 2000 	str.w	r2, [sl]
    29ce:	e7c0      	b.n	2952 <SdFile::write(void const*, unsigned int)+0x126>
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    29d0:	4658      	mov	r0, fp
    29d2:	f7ff fc3b 	bl	224c <SDHC_CardWriteBlock(void const*, unsigned long)>
    29d6:	fab0 f080 	clz	r0, r0
    29da:	0940      	lsrs	r0, r0, #5
    29dc:	e7c2      	b.n	2964 <SdFile::write(void const*, unsigned int)+0x138>
  // seek to end of file if append flag
  if ((flags_ & O_APPEND) && curPosition_ != fileSize_) {
    if (!seekEnd()) goto writeErrorReturn;
  }

  while (nToWrite > 0) {
    29de:	9b01      	ldr	r3, [sp, #4]
    29e0:	2b00      	cmp	r3, #0
    29e2:	f47f af45 	bne.w	2870 <SdFile::write(void const*, unsigned int)+0x44>
    29e6:	e799      	b.n	291c <SdFile::write(void const*, unsigned int)+0xf0>
  }
  if (curPosition_ > fileSize_) {
    // update fileSize and insure sync will update dir entry
    fileSize_ = curPosition_;
    flags_ |= F_FILE_DIR_DIRTY;
  } else if (dateTime_ && nbyte) {
    29e8:	4b09      	ldr	r3, [pc, #36]	; (2a10 <SdFile::write(void const*, unsigned int)+0x1e4>)
    // insure sync will update modified date and time
    flags_ |= F_FILE_DIR_DIRTY;
    29ea:	797a      	ldrb	r2, [r7, #5]
  }
  if (curPosition_ > fileSize_) {
    // update fileSize and insure sync will update dir entry
    fileSize_ = curPosition_;
    flags_ |= F_FILE_DIR_DIRTY;
  } else if (dateTime_ && nbyte) {
    29ec:	681b      	ldr	r3, [r3, #0]
    29ee:	2b00      	cmp	r3, #0
    29f0:	d094      	beq.n	291c <SdFile::write(void const*, unsigned int)+0xf0>
    // insure sync will update modified date and time
    flags_ |= F_FILE_DIR_DIRTY;
    29f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    29f6:	717a      	strb	r2, [r7, #5]
    29f8:	e790      	b.n	291c <SdFile::write(void const*, unsigned int)+0xf0>
      while (dst != end) *dst++ = *src++;
    }
    nToWrite -= n;
    curPosition_ += n;
  }
  if (curPosition_ > fileSize_) {
    29fa:	69bb      	ldr	r3, [r7, #24]
    29fc:	428b      	cmp	r3, r1
    29fe:	d388      	bcc.n	2912 <SdFile::write(void const*, unsigned int)+0xe6>
    2a00:	797a      	ldrb	r2, [r7, #5]
    2a02:	e78b      	b.n	291c <SdFile::write(void const*, unsigned int)+0xf0>
    2a04:	20006918 	.word	0x20006918
    2a08:	20006b1c 	.word	0x20006b1c
    2a0c:	0ffffff8 	.word	0x0ffffff8
    2a10:	20006910 	.word	0x20006910
    2a14:	2000691c 	.word	0x2000691c
    2a18:	2000455c 	.word	0x2000455c

00002a1c <SdFile::write(unsigned char)>:
/**
 * Write a byte to a file. Required by the Arduino Print class.
 *
 * Use SdFile::writeError to check for errors.
 */
size_t SdFile::write(uint8_t b) {
    2a1c:	b500      	push	{lr}
    2a1e:	b083      	sub	sp, #12
  return write(&b, 1);
    2a20:	2201      	movs	r2, #1
/**
 * Write a byte to a file. Required by the Arduino Print class.
 *
 * Use SdFile::writeError to check for errors.
 */
size_t SdFile::write(uint8_t b) {
    2a22:	ab02      	add	r3, sp, #8
    2a24:	f803 1d01 	strb.w	r1, [r3, #-1]!
  return write(&b, 1);
    2a28:	4619      	mov	r1, r3
    2a2a:	f7ff feff 	bl	282c <SdFile::write(void const*, unsigned int)>
}
    2a2e:	b003      	add	sp, #12
    2a30:	f85d fb04 	ldr.w	pc, [sp], #4

00002a34 <SdVolume::cacheFlush()>:
  if (setStart) allocSearchStart_ = bgnCluster + 1;

  return true;
}
//------------------------------------------------------------------------------
uint8_t SdVolume::cacheFlush(void) {
    2a34:	b570      	push	{r4, r5, r6, lr}
  if (cacheDirty_) {
    2a36:	4c1a      	ldr	r4, [pc, #104]	; (2aa0 <SdVolume::cacheFlush()+0x6c>)
    2a38:	7823      	ldrb	r3, [r4, #0]
    2a3a:	b90b      	cbnz	r3, 2a40 <SdVolume::cacheFlush()+0xc>
      }
      cacheMirrorBlock_ = 0;
    }
    cacheDirty_ = 0;
  }
  return true;
    2a3c:	2001      	movs	r0, #1
}
    2a3e:	bd70      	pop	{r4, r5, r6, pc}
  return true;
}
//------------------------------------------------------------------------------
uint8_t SdVolume::cacheFlush(void) {
  if (cacheDirty_) {
    if (!sdCard_->writeBlock(cacheBlockNumber_, cacheBuffer_.data)) {
    2a40:	4d18      	ldr	r5, [pc, #96]	; (2aa4 <SdVolume::cacheFlush()+0x70>)
    2a42:	4b19      	ldr	r3, [pc, #100]	; (2aa8 <SdVolume::cacheFlush()+0x74>)
    2a44:	6828      	ldr	r0, [r5, #0]
    2a46:	6819      	ldr	r1, [r3, #0]
    return SD_readBlock(block, dst);
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
    2a48:	7803      	ldrb	r3, [r0, #0]
    2a4a:	2bfe      	cmp	r3, #254	; 0xfe
    2a4c:	d017      	beq.n	2a7e <SdVolume::cacheFlush()+0x4a>
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    }
    #endif
    return SD_writeBlock(block, src);
    2a4e:	4a17      	ldr	r2, [pc, #92]	; (2aac <SdVolume::cacheFlush()+0x78>)
    2a50:	f7ff fe1a 	bl	2688 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)>
    2a54:	b188      	cbz	r0, 2a7a <SdVolume::cacheFlush()+0x46>
      return false;
    }
    // mirror FAT tables
    if (cacheMirrorBlock_) {
    2a56:	4e16      	ldr	r6, [pc, #88]	; (2ab0 <SdVolume::cacheFlush()+0x7c>)
    2a58:	6831      	ldr	r1, [r6, #0]
    2a5a:	b919      	cbnz	r1, 2a64 <SdVolume::cacheFlush()+0x30>
      if (!sdCard_->writeBlock(cacheMirrorBlock_, cacheBuffer_.data)) {
        return false;
      }
      cacheMirrorBlock_ = 0;
    }
    cacheDirty_ = 0;
    2a5c:	2300      	movs	r3, #0
  }
  return true;
    2a5e:	2001      	movs	r0, #1
      if (!sdCard_->writeBlock(cacheMirrorBlock_, cacheBuffer_.data)) {
        return false;
      }
      cacheMirrorBlock_ = 0;
    }
    cacheDirty_ = 0;
    2a60:	7023      	strb	r3, [r4, #0]
    2a62:	bd70      	pop	{r4, r5, r6, pc}
    if (!sdCard_->writeBlock(cacheBlockNumber_, cacheBuffer_.data)) {
      return false;
    }
    // mirror FAT tables
    if (cacheMirrorBlock_) {
      if (!sdCard_->writeBlock(cacheMirrorBlock_, cacheBuffer_.data)) {
    2a64:	6828      	ldr	r0, [r5, #0]
    return SD_readBlock(block, dst);
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
    2a66:	7803      	ldrb	r3, [r0, #0]
    2a68:	2bfe      	cmp	r3, #254	; 0xfe
    2a6a:	d00f      	beq.n	2a8c <SdVolume::cacheFlush()+0x58>
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    }
    #endif
    return SD_writeBlock(block, src);
    2a6c:	4a0f      	ldr	r2, [pc, #60]	; (2aac <SdVolume::cacheFlush()+0x78>)
    2a6e:	f7ff fe0b 	bl	2688 <Sd2Card::SD_writeBlock(unsigned long, unsigned char const*)>
    2a72:	b110      	cbz	r0, 2a7a <SdVolume::cacheFlush()+0x46>
        return false;
      }
      cacheMirrorBlock_ = 0;
    2a74:	2300      	movs	r3, #0
    2a76:	6033      	str	r3, [r6, #0]
    2a78:	e7f0      	b.n	2a5c <SdVolume::cacheFlush()+0x28>
}
//------------------------------------------------------------------------------
uint8_t SdVolume::cacheFlush(void) {
  if (cacheDirty_) {
    if (!sdCard_->writeBlock(cacheBlockNumber_, cacheBuffer_.data)) {
      return false;
    2a7a:	2000      	movs	r0, #0
    2a7c:	bd70      	pop	{r4, r5, r6, pc}
  }
  /** Return the card type: SD V1, SD V2 or SDHC */
  uint8_t writeBlock(uint32_t block, const uint8_t* src) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
      return (SDHC_CardWriteBlock(src, block) == 0) ? true : false;
    2a7e:	480b      	ldr	r0, [pc, #44]	; (2aac <SdVolume::cacheFlush()+0x78>)
    2a80:	f7ff fbe4 	bl	224c <SDHC_CardWriteBlock(void const*, unsigned long)>
    2a84:	fab0 f080 	clz	r0, r0
    2a88:	0940      	lsrs	r0, r0, #5
    2a8a:	e7e3      	b.n	2a54 <SdVolume::cacheFlush()+0x20>
    2a8c:	4807      	ldr	r0, [pc, #28]	; (2aac <SdVolume::cacheFlush()+0x78>)
    2a8e:	f7ff fbdd 	bl	224c <SDHC_CardWriteBlock(void const*, unsigned long)>
    2a92:	fab0 f080 	clz	r0, r0
    2a96:	0940      	lsrs	r0, r0, #5
    }
    // mirror FAT tables
    if (cacheMirrorBlock_) {
      if (!sdCard_->writeBlock(cacheMirrorBlock_, cacheBuffer_.data)) {
    2a98:	2800      	cmp	r0, #0
    2a9a:	d1eb      	bne.n	2a74 <SdVolume::cacheFlush()+0x40>
    2a9c:	e7ed      	b.n	2a7a <SdVolume::cacheFlush()+0x46>
    2a9e:	bf00      	nop
    2aa0:	20006b1c 	.word	0x20006b1c
    2aa4:	20006918 	.word	0x20006918
    2aa8:	2000455c 	.word	0x2000455c
    2aac:	2000691c 	.word	0x2000691c
    2ab0:	20006914 	.word	0x20006914

00002ab4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)>:
    cacheDirty_ = 0;
  }
  return true;
}
//------------------------------------------------------------------------------
uint8_t SdVolume::cacheRawBlock(uint32_t blockNumber, uint8_t action) {
    2ab4:	b570      	push	{r4, r5, r6, lr}
  if (cacheBlockNumber_ != blockNumber) {
    2ab6:	4d12      	ldr	r5, [pc, #72]	; (2b00 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x4c>)
    cacheDirty_ = 0;
  }
  return true;
}
//------------------------------------------------------------------------------
uint8_t SdVolume::cacheRawBlock(uint32_t blockNumber, uint8_t action) {
    2ab8:	460e      	mov	r6, r1
  if (cacheBlockNumber_ != blockNumber) {
    2aba:	682b      	ldr	r3, [r5, #0]
    2abc:	4283      	cmp	r3, r0
    2abe:	d011      	beq.n	2ae4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x30>
    2ac0:	4604      	mov	r4, r0
    if (!cacheFlush()) return false;
    2ac2:	f7ff ffb7 	bl	2a34 <SdVolume::cacheFlush()>
    2ac6:	b908      	cbnz	r0, 2acc <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x18>
    2ac8:	2000      	movs	r0, #0
    2aca:	bd70      	pop	{r4, r5, r6, pc}
    if (!sdCard_->readBlock(blockNumber, cacheBuffer_.data)) return false;
    2acc:	4b0d      	ldr	r3, [pc, #52]	; (2b04 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x50>)
    2ace:	6818      	ldr	r0, [r3, #0]
  /* return the type of SD card detected during init() */
  uint8_t type(void) const {return type_;}
  /** Returns the current value, true or false, for partial block read. */
  uint8_t readBlock(uint32_t block, uint8_t* dst) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
    2ad0:	7803      	ldrb	r3, [r0, #0]
    2ad2:	2bfe      	cmp	r3, #254	; 0xfe
    2ad4:	d00c      	beq.n	2af0 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x3c>
      return (SDHC_CardReadBlock(dst, block) == 0) ? true : false;
    }
    #endif
    return SD_readBlock(block, dst);
    2ad6:	4a0c      	ldr	r2, [pc, #48]	; (2b08 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x54>)
    2ad8:	4621      	mov	r1, r4
    2ada:	f7ff fd5d 	bl	2598 <Sd2Card::SD_readBlock(unsigned long, unsigned char*)>
    2ade:	2800      	cmp	r0, #0
    2ae0:	d0f2      	beq.n	2ac8 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x14>
    cacheBlockNumber_ = blockNumber;
    2ae2:	602c      	str	r4, [r5, #0]
  }
  cacheDirty_ |= action;
    2ae4:	4b09      	ldr	r3, [pc, #36]	; (2b0c <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x58>)
  return true;
    2ae6:	2001      	movs	r0, #1
  if (cacheBlockNumber_ != blockNumber) {
    if (!cacheFlush()) return false;
    if (!sdCard_->readBlock(blockNumber, cacheBuffer_.data)) return false;
    cacheBlockNumber_ = blockNumber;
  }
  cacheDirty_ |= action;
    2ae8:	7819      	ldrb	r1, [r3, #0]
    2aea:	4331      	orrs	r1, r6
    2aec:	7019      	strb	r1, [r3, #0]
  return true;
}
    2aee:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t type(void) const {return type_;}
  /** Returns the current value, true or false, for partial block read. */
  uint8_t readBlock(uint32_t block, uint8_t* dst) {
    #if defined(__MK64FX512__) || defined(__MK66FX1M0__) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
    if (chipSelectPin_ == BUILTIN_SDCARD) {
      return (SDHC_CardReadBlock(dst, block) == 0) ? true : false;
    2af0:	4621      	mov	r1, r4
    2af2:	4805      	ldr	r0, [pc, #20]	; (2b08 <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x54>)
    2af4:	f7ff fb2e 	bl	2154 <SDHC_CardReadBlock(void*, unsigned long)>
    2af8:	fab0 f080 	clz	r0, r0
    2afc:	0940      	lsrs	r0, r0, #5
    2afe:	e7ee      	b.n	2ade <SdVolume::cacheRawBlock(unsigned long, unsigned char)+0x2a>
    2b00:	2000455c 	.word	0x2000455c
    2b04:	20006918 	.word	0x20006918
    2b08:	2000691c 	.word	0x2000691c
    2b0c:	20006b1c 	.word	0x20006b1c

00002b10 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]>:
  }
  return true;
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
    2b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;

  // calculate block address for entry
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2b12:	f890 3020 	ldrb.w	r3, [r0, #32]
  }
  return true;
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
    2b16:	4605      	mov	r5, r0
    2b18:	460e      	mov	r6, r1
    2b1a:	4617      	mov	r7, r2
  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;

  // calculate block address for entry
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2b1c:	2b10      	cmp	r3, #16

  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;

  // calculate block address for entry
  uint32_t lba = fatStartBlock_;
    2b1e:	69c4      	ldr	r4, [r0, #28]
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;

  if (lba != cacheBlockNumber_) {
    2b20:	4b18      	ldr	r3, [pc, #96]	; (2b84 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x74>)
  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;

  // calculate block address for entry
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2b22:	d017      	beq.n	2b54 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x44>
    2b24:	eb04 14d1 	add.w	r4, r4, r1, lsr #7

  if (lba != cacheBlockNumber_) {
    2b28:	681b      	ldr	r3, [r3, #0]
    2b2a:	429c      	cmp	r4, r3
    2b2c:	d117      	bne.n	2b5e <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x4e>
  }
  // store entry
  if (fatType_ == 16) {
    cacheBuffer_.fat16[cluster & 0XFF] = value;
  } else {
    cacheBuffer_.fat32[cluster & 0X7F] = value;
    2b2e:	f006 017f 	and.w	r1, r6, #127	; 0x7f
    2b32:	4a15      	ldr	r2, [pc, #84]	; (2b88 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x78>)
    2b34:	f842 7021 	str.w	r7, [r2, r1, lsl #2]
           return dataStartBlock_ + ((cluster - 2) << clusterSizeShift_);}
  uint32_t blockNumber(uint32_t cluster, uint32_t position) const {
           return clusterStartBlock(cluster) + blockOfCluster(position);}
  static uint8_t cacheFlush(void);
  static uint8_t cacheRawBlock(uint32_t blockNumber, uint8_t action);
  static void cacheSetDirty(void) {cacheDirty_ |= CACHE_FOR_WRITE;}
    2b38:	4914      	ldr	r1, [pc, #80]	; (2b8c <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x7c>)
  }
  cacheSetDirty();

  // mirror second FAT
  if (fatCount_ > 1) cacheMirrorBlock_ = lba + blocksPerFat_;
    2b3a:	7e28      	ldrb	r0, [r5, #24]
    2b3c:	780a      	ldrb	r2, [r1, #0]
    2b3e:	2801      	cmp	r0, #1
    2b40:	f042 0201 	orr.w	r2, r2, #1
    2b44:	700a      	strb	r2, [r1, #0]
    2b46:	d919      	bls.n	2b7c <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x6c>
    2b48:	68a9      	ldr	r1, [r5, #8]
  return true;
    2b4a:	2001      	movs	r0, #1
    cacheBuffer_.fat32[cluster & 0X7F] = value;
  }
  cacheSetDirty();

  // mirror second FAT
  if (fatCount_ > 1) cacheMirrorBlock_ = lba + blocksPerFat_;
    2b4c:	4a10      	ldr	r2, [pc, #64]	; (2b90 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x80>)
    2b4e:	440b      	add	r3, r1
    2b50:	6013      	str	r3, [r2, #0]
    2b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;

  // calculate block address for entry
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2b54:	eb04 2411 	add.w	r4, r4, r1, lsr #8

  if (lba != cacheBlockNumber_) {
    2b58:	681b      	ldr	r3, [r3, #0]
    2b5a:	429c      	cmp	r4, r3
    2b5c:	d008      	beq.n	2b70 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x60>
    if (!cacheRawBlock(lba, CACHE_FOR_READ)) return false;
    2b5e:	2100      	movs	r1, #0
    2b60:	4620      	mov	r0, r4
    2b62:	f7ff ffa7 	bl	2ab4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)>
    2b66:	b150      	cbz	r0, 2b7e <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x6e>
  }
  // store entry
  if (fatType_ == 16) {
    2b68:	f895 3020 	ldrb.w	r3, [r5, #32]
    2b6c:	2b10      	cmp	r3, #16
    2b6e:	d107      	bne.n	2b80 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x70>
    cacheBuffer_.fat16[cluster & 0XFF] = value;
    2b70:	b2f1      	uxtb	r1, r6
    2b72:	4a05      	ldr	r2, [pc, #20]	; (2b88 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x78>)
    2b74:	4623      	mov	r3, r4
    2b76:	f822 7011 	strh.w	r7, [r2, r1, lsl #1]
    2b7a:	e7dd      	b.n	2b38 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x28>
  }
  cacheSetDirty();

  // mirror second FAT
  if (fatCount_ > 1) cacheMirrorBlock_ = lba + blocksPerFat_;
  return true;
    2b7c:	2001      	movs	r0, #1
}
    2b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  if (lba != cacheBlockNumber_) {
    if (!cacheRawBlock(lba, CACHE_FOR_READ)) return false;
  }
  // store entry
  if (fatType_ == 16) {
    2b80:	4623      	mov	r3, r4
    2b82:	e7d4      	b.n	2b2e <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]+0x1e>
    2b84:	2000455c 	.word	0x2000455c
    2b88:	2000691c 	.word	0x2000691c
    2b8c:	20006b1c 	.word	0x20006b1c
    2b90:	20006914 	.word	0x20006914

00002b94 <SdVolume::fatGet(unsigned long, unsigned long*) const>:
  return true;
}
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
    2b94:	68c3      	ldr	r3, [r0, #12]
    2b96:	3301      	adds	r3, #1
    2b98:	428b      	cmp	r3, r1
    2b9a:	d318      	bcc.n	2bce <SdVolume::fatGet(unsigned long, unsigned long*) const+0x3a>
  *size = s;
  return true;
}
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
    2b9c:	b570      	push	{r4, r5, r6, lr}
  if (cluster > (clusterCount_ + 1)) return false;
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2b9e:	f890 3020 	ldrb.w	r3, [r0, #32]
    2ba2:	4604      	mov	r4, r0
    2ba4:	4616      	mov	r6, r2
    2ba6:	460d      	mov	r5, r1
    2ba8:	2b10      	cmp	r3, #16
}
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
  uint32_t lba = fatStartBlock_;
    2baa:	69c0      	ldr	r0, [r0, #28]
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
  if (lba != cacheBlockNumber_) {
    2bac:	4b14      	ldr	r3, [pc, #80]	; (2c00 <SdVolume::fatGet(unsigned long, unsigned long*) const+0x6c>)
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2bae:	d010      	beq.n	2bd2 <SdVolume::fatGet(unsigned long, unsigned long*) const+0x3e>
    2bb0:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
  if (lba != cacheBlockNumber_) {
    2bb4:	681b      	ldr	r3, [r3, #0]
    2bb6:	4298      	cmp	r0, r3
    2bb8:	d110      	bne.n	2bdc <SdVolume::fatGet(unsigned long, unsigned long*) const+0x48>
    if (!cacheRawBlock(lba, CACHE_FOR_READ)) return false;
  }
  if (fatType_ == 16) {
    *value = cacheBuffer_.fat16[cluster & 0XFF];
  } else {
    *value = cacheBuffer_.fat32[cluster & 0X7F] & FAT32MASK;
    2bba:	f005 017f 	and.w	r1, r5, #127	; 0x7f
    2bbe:	4b11      	ldr	r3, [pc, #68]	; (2c04 <SdVolume::fatGet(unsigned long, unsigned long*) const+0x70>)
    2bc0:	2001      	movs	r0, #1
    2bc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    2bc6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    2bca:	6033      	str	r3, [r6, #0]
  }
  return true;
}
    2bcc:	bd70      	pop	{r4, r5, r6, pc}
  return true;
}
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
    2bce:	2000      	movs	r0, #0
    *value = cacheBuffer_.fat16[cluster & 0XFF];
  } else {
    *value = cacheBuffer_.fat32[cluster & 0X7F] & FAT32MASK;
  }
  return true;
}
    2bd0:	4770      	bx	lr
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
  uint32_t lba = fatStartBlock_;
  lba += fatType_ == 16 ? cluster >> 8 : cluster >> 7;
    2bd2:	eb00 2011 	add.w	r0, r0, r1, lsr #8
  if (lba != cacheBlockNumber_) {
    2bd6:	681b      	ldr	r3, [r3, #0]
    2bd8:	4298      	cmp	r0, r3
    2bda:	d007      	beq.n	2bec <SdVolume::fatGet(unsigned long, unsigned long*) const+0x58>
    if (!cacheRawBlock(lba, CACHE_FOR_READ)) return false;
    2bdc:	2100      	movs	r1, #0
    2bde:	f7ff ff69 	bl	2ab4 <SdVolume::cacheRawBlock(unsigned long, unsigned char)>
    2be2:	b150      	cbz	r0, 2bfa <SdVolume::fatGet(unsigned long, unsigned long*) const+0x66>
  }
  if (fatType_ == 16) {
    2be4:	f894 3020 	ldrb.w	r3, [r4, #32]
    2be8:	2b10      	cmp	r3, #16
    2bea:	d1e6      	bne.n	2bba <SdVolume::fatGet(unsigned long, unsigned long*) const+0x26>
    *value = cacheBuffer_.fat16[cluster & 0XFF];
    2bec:	b2e9      	uxtb	r1, r5
    2bee:	4b05      	ldr	r3, [pc, #20]	; (2c04 <SdVolume::fatGet(unsigned long, unsigned long*) const+0x70>)
    2bf0:	2001      	movs	r0, #1
    2bf2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    2bf6:	6033      	str	r3, [r6, #0]
    2bf8:	bd70      	pop	{r4, r5, r6, pc}
  return true;
}
//------------------------------------------------------------------------------
// Fetch a FAT entry
uint8_t SdVolume::fatGet(uint32_t cluster, uint32_t* value) const {
  if (cluster > (clusterCount_ + 1)) return false;
    2bfa:	2000      	movs	r0, #0
    2bfc:	bd70      	pop	{r4, r5, r6, pc}
    2bfe:	bf00      	nop
    2c00:	2000455c 	.word	0x2000455c
    2c04:	2000691c 	.word	0x2000691c

00002c08 <SdVolume::allocContiguous(unsigned long, unsigned long*)>:
Sd2Card* SdVolume::sdCard_;          // pointer to SD card object
uint8_t  SdVolume::cacheDirty_ = 0;  // cacheFlush() will write block if true
uint32_t SdVolume::cacheMirrorBlock_ = 0;  // mirror  block for second FAT
//------------------------------------------------------------------------------
// find a contiguous group of clusters
uint8_t SdVolume::allocContiguous(uint32_t count, uint32_t* curCluster) {
    2c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  // flag to save place to start next search
  uint8_t setStart;

  // set search start cluster
  if (*curCluster) {
    2c0c:	6817      	ldr	r7, [r2, #0]
Sd2Card* SdVolume::sdCard_;          // pointer to SD card object
uint8_t  SdVolume::cacheDirty_ = 0;  // cacheFlush() will write block if true
uint32_t SdVolume::cacheMirrorBlock_ = 0;  // mirror  block for second FAT
//------------------------------------------------------------------------------
// find a contiguous group of clusters
uint8_t SdVolume::allocContiguous(uint32_t count, uint32_t* curCluster) {
    2c0e:	b083      	sub	sp, #12

  // flag to save place to start next search
  uint8_t setStart;

  // set search start cluster
  if (*curCluster) {
    2c10:	b367      	cbz	r7, 2c6c <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x64>
    // try to make file contiguous
    bgnCluster = *curCluster + 1;
    2c12:	3701      	adds	r7, #1

    // don't save new start location
    setStart = false;
    2c14:	f04f 0a00 	mov.w	sl, #0
  }
  // end of group
  uint32_t endCluster = bgnCluster;

  // last cluster of FAT
  uint32_t fatEnd = clusterCount_ + 1;
    2c18:	68c3      	ldr	r3, [r0, #12]
    2c1a:	f103 0801 	add.w	r8, r3, #1

  // search the FAT for free clusters
  for (uint32_t n = 0;; n++, endCluster++) {
    // can't find space checked all clusters
    if (n >= clusterCount_) return false;
    2c1e:	b30b      	cbz	r3, 2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
    2c20:	468b      	mov	fp, r1
    2c22:	4606      	mov	r6, r0
    2c24:	4691      	mov	r9, r2
    2c26:	463c      	mov	r4, r7
    2c28:	2500      	movs	r5, #0
    2c2a:	e005      	b.n	2c38 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x30>
    uint32_t f;
    if (!fatGet(endCluster, &f)) return false;

    if (f != 0) {
      // cluster in use try next cluster as bgnCluster
      bgnCluster = endCluster + 1;
    2c2c:	461c      	mov	r4, r3
    2c2e:	461f      	mov	r7, r3

  // last cluster of FAT
  uint32_t fatEnd = clusterCount_ + 1;

  // search the FAT for free clusters
  for (uint32_t n = 0;; n++, endCluster++) {
    2c30:	3501      	adds	r5, #1
    // can't find space checked all clusters
    if (n >= clusterCount_) return false;
    2c32:	68f3      	ldr	r3, [r6, #12]
    2c34:	42ab      	cmp	r3, r5
    2c36:	d915      	bls.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

    // past end - start from beginning of FAT
    if (endCluster > fatEnd) {
    2c38:	45a0      	cmp	r8, r4
      bgnCluster = endCluster = 2;
    }
    uint32_t f;
    if (!fatGet(endCluster, &f)) return false;
    2c3a:	aa01      	add	r2, sp, #4
    2c3c:	4630      	mov	r0, r6
  for (uint32_t n = 0;; n++, endCluster++) {
    // can't find space checked all clusters
    if (n >= clusterCount_) return false;

    // past end - start from beginning of FAT
    if (endCluster > fatEnd) {
    2c3e:	d201      	bcs.n	2c44 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x3c>
      bgnCluster = endCluster = 2;
    2c40:	2402      	movs	r4, #2
    2c42:	4627      	mov	r7, r4
    }
    uint32_t f;
    if (!fatGet(endCluster, &f)) return false;
    2c44:	4621      	mov	r1, r4
    2c46:	f7ff ffa5 	bl	2b94 <SdVolume::fatGet(unsigned long, unsigned long*) const>
    2c4a:	1c63      	adds	r3, r4, #1
    2c4c:	b150      	cbz	r0, 2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

    if (f != 0) {
    2c4e:	9a01      	ldr	r2, [sp, #4]
      // cluster in use try next cluster as bgnCluster
      bgnCluster = endCluster + 1;
    } else if ((endCluster - bgnCluster + 1) == count) {
    2c50:	1bd9      	subs	r1, r3, r7
      bgnCluster = endCluster = 2;
    }
    uint32_t f;
    if (!fatGet(endCluster, &f)) return false;

    if (f != 0) {
    2c52:	2a00      	cmp	r2, #0
    2c54:	d1ea      	bne.n	2c2c <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x24>
      // cluster in use try next cluster as bgnCluster
      bgnCluster = endCluster + 1;
    } else if ((endCluster - bgnCluster + 1) == count) {
    2c56:	458b      	cmp	fp, r1
    2c58:	d010      	beq.n	2c7c <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x74>
    2c5a:	461c      	mov	r4, r3

  // last cluster of FAT
  uint32_t fatEnd = clusterCount_ + 1;

  // search the FAT for free clusters
  for (uint32_t n = 0;; n++, endCluster++) {
    2c5c:	3501      	adds	r5, #1
    // can't find space checked all clusters
    if (n >= clusterCount_) return false;
    2c5e:	68f3      	ldr	r3, [r6, #12]
    2c60:	42ab      	cmp	r3, r5
    2c62:	d8e9      	bhi.n	2c38 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x30>
      // done - found space
      break;
    }
  }
  // mark end of chain
  if (!fatPutEOC(endCluster)) return false;
    2c64:	2000      	movs	r0, #0

  // remember possible next free cluster
  if (setStart) allocSearchStart_ = bgnCluster + 1;

  return true;
}
    2c66:	b003      	add	sp, #12
    2c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  } else {
    // start at likely place for free cluster
    bgnCluster = allocSearchStart_;

    // save next search start if one cluster
    setStart = 1 == count;
    2c6c:	f1a1 0a01 	sub.w	sl, r1, #1

    // don't save new start location
    setStart = false;
  } else {
    // start at likely place for free cluster
    bgnCluster = allocSearchStart_;
    2c70:	6807      	ldr	r7, [r0, #0]

    // save next search start if one cluster
    setStart = 1 == count;
    2c72:	faba fa8a 	clz	sl, sl
    2c76:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
    2c7a:	e7cd      	b.n	2c18 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x10>
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
  // error if reserved cluster
  if (cluster < 2) return false;
    2c7c:	2c01      	cmp	r4, #1
    2c7e:	d9f1      	bls.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;
    2c80:	68f3      	ldr	r3, [r6, #12]
    2c82:	3301      	adds	r3, #1
    2c84:	429c      	cmp	r4, r3
    2c86:	d8ed      	bhi.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
    2c88:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
    2c8c:	4621      	mov	r1, r4
    2c8e:	4630      	mov	r0, r6
    2c90:	f7ff ff3e 	bl	2b10 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]>
      // done - found space
      break;
    }
  }
  // mark end of chain
  if (!fatPutEOC(endCluster)) return false;
    2c94:	2800      	cmp	r0, #0
    2c96:	d0e5      	beq.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

  // link clusters
  while (endCluster > bgnCluster) {
    2c98:	42a7      	cmp	r7, r4
    2c9a:	d214      	bcs.n	2cc6 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0xbe>
    if (!fatPut(endCluster - 1, endCluster)) return false;
    2c9c:	3c01      	subs	r4, #1
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
  // error if reserved cluster
  if (cluster < 2) return false;
    2c9e:	2c01      	cmp	r4, #1
    2ca0:	d9e0      	bls.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;
    2ca2:	68f3      	ldr	r3, [r6, #12]
    2ca4:	3301      	adds	r3, #1
    2ca6:	429c      	cmp	r4, r3
    2ca8:	d8dc      	bhi.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
    2caa:	1c62      	adds	r2, r4, #1
    2cac:	4621      	mov	r1, r4
    2cae:	4630      	mov	r0, r6
    2cb0:	f7ff ff2e 	bl	2b10 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]>
  // mark end of chain
  if (!fatPutEOC(endCluster)) return false;

  // link clusters
  while (endCluster > bgnCluster) {
    if (!fatPut(endCluster - 1, endCluster)) return false;
    2cb4:	2800      	cmp	r0, #0
    2cb6:	d0d5      	beq.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
  }
  // mark end of chain
  if (!fatPutEOC(endCluster)) return false;

  // link clusters
  while (endCluster > bgnCluster) {
    2cb8:	42a7      	cmp	r7, r4
    if (!fatPut(endCluster - 1, endCluster)) return false;
    2cba:	f104 34ff 	add.w	r4, r4, #4294967295
  }
  // mark end of chain
  if (!fatPutEOC(endCluster)) return false;

  // link clusters
  while (endCluster > bgnCluster) {
    2cbe:	d002      	beq.n	2cc6 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0xbe>
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
  // error if reserved cluster
  if (cluster < 2) return false;
    2cc0:	2c01      	cmp	r4, #1
    2cc2:	d1ee      	bne.n	2ca2 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x9a>
    2cc4:	e7ce      	b.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
  // link clusters
  while (endCluster > bgnCluster) {
    if (!fatPut(endCluster - 1, endCluster)) return false;
    endCluster--;
  }
  if (*curCluster != 0) {
    2cc6:	f8d9 1000 	ldr.w	r1, [r9]
    2cca:	b159      	cbz	r1, 2ce4 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0xdc>
}
//------------------------------------------------------------------------------
// Store a FAT entry
uint8_t SdVolume::fatPut(uint32_t cluster, uint32_t value) {
  // error if reserved cluster
  if (cluster < 2) return false;
    2ccc:	2901      	cmp	r1, #1
    2cce:	d9c9      	bls.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>

  // error if not in FAT
  if (cluster > (clusterCount_ + 1)) return false;
    2cd0:	68f3      	ldr	r3, [r6, #12]
    2cd2:	3301      	adds	r3, #1
    2cd4:	4299      	cmp	r1, r3
    2cd6:	d8c5      	bhi.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
    2cd8:	463a      	mov	r2, r7
    2cda:	4630      	mov	r0, r6
    2cdc:	f7ff ff18 	bl	2b10 <SdVolume::fatPut(unsigned long, unsigned long) [clone .part.3]>
    if (!fatPut(endCluster - 1, endCluster)) return false;
    endCluster--;
  }
  if (*curCluster != 0) {
    // connect chains
    if (!fatPut(*curCluster, bgnCluster)) return false;
    2ce0:	2800      	cmp	r0, #0
    2ce2:	d0bf      	beq.n	2c64 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5c>
  }
  // return first cluster number to caller
  *curCluster = bgnCluster;
    2ce4:	f8c9 7000 	str.w	r7, [r9]

  // remember possible next free cluster
  if (setStart) allocSearchStart_ = bgnCluster + 1;
    2ce8:	f1ba 0f00 	cmp.w	sl, #0
    2cec:	d003      	beq.n	2cf6 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0xee>
    2cee:	3701      	adds	r7, #1

  return true;
    2cf0:	2001      	movs	r0, #1
  }
  // return first cluster number to caller
  *curCluster = bgnCluster;

  // remember possible next free cluster
  if (setStart) allocSearchStart_ = bgnCluster + 1;
    2cf2:	6037      	str	r7, [r6, #0]
    2cf4:	e7b7      	b.n	2c66 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5e>

  return true;
    2cf6:	2001      	movs	r0, #1
    2cf8:	e7b5      	b.n	2c66 <SdVolume::allocContiguous(unsigned long, unsigned long*)+0x5e>
    2cfa:	bf00      	nop

00002cfc <TwoWire::available()>:
	}
	uint8_t requestFrom(uint8_t addr, uint8_t qty, uint32_t iaddr, uint8_t n, uint8_t stop);
	virtual size_t write(uint8_t data);
	virtual size_t write(const uint8_t *data, size_t quantity);
	virtual int available(void) {
		return rxBufferLength - rxBufferIndex;
    2cfc:	f890 203b 	ldrb.w	r2, [r0, #59]	; 0x3b
    2d00:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
	}
    2d04:	1a10      	subs	r0, r2, r0
    2d06:	4770      	bx	lr

00002d08 <TwoWire::read()>:
	virtual int read(void) {
		if (rxBufferIndex >= rxBufferLength) return -1;
    2d08:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
    2d0c:	f890 203b 	ldrb.w	r2, [r0, #59]	; 0x3b
    2d10:	429a      	cmp	r2, r3
    2d12:	d905      	bls.n	2d20 <TwoWire::read()+0x18>
		return rxBuffer[rxBufferIndex++];
    2d14:	1c5a      	adds	r2, r3, #1
    2d16:	4403      	add	r3, r0
    2d18:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    2d1c:	7e98      	ldrb	r0, [r3, #26]
    2d1e:	4770      	bx	lr
	virtual size_t write(const uint8_t *data, size_t quantity);
	virtual int available(void) {
		return rxBufferLength - rxBufferIndex;
	}
	virtual int read(void) {
		if (rxBufferIndex >= rxBufferLength) return -1;
    2d20:	f04f 30ff 	mov.w	r0, #4294967295
		return rxBuffer[rxBufferIndex++];
	}
    2d24:	4770      	bx	lr
    2d26:	bf00      	nop

00002d28 <TwoWire::peek()>:
	virtual int peek(void) {
		if (rxBufferIndex >= rxBufferLength) return -1;
    2d28:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
    2d2c:	f890 203b 	ldrb.w	r2, [r0, #59]	; 0x3b
    2d30:	429a      	cmp	r2, r3
    2d32:	d902      	bls.n	2d3a <TwoWire::peek()+0x12>
		return rxBuffer[rxBufferIndex];
    2d34:	4403      	add	r3, r0
    2d36:	7e98      	ldrb	r0, [r3, #26]
    2d38:	4770      	bx	lr
	virtual int read(void) {
		if (rxBufferIndex >= rxBufferLength) return -1;
		return rxBuffer[rxBufferIndex++];
	}
	virtual int peek(void) {
		if (rxBufferIndex >= rxBufferLength) return -1;
    2d3a:	f04f 30ff 	mov.w	r0, #4294967295
		return rxBuffer[rxBufferIndex];
	}
    2d3e:	4770      	bx	lr

00002d40 <TwoWire::flush()>:
	virtual void flush(void) {
    2d40:	4770      	bx	lr
    2d42:	bf00      	nop

00002d44 <TwoWire::write(unsigned char)>:
	return ret;
}

size_t TwoWire::write(uint8_t data)
{
	if (transmitting || slave_mode) {
    2d44:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
    2d48:	b193      	cbz	r3, 2d70 <TwoWire::write(unsigned char)+0x2c>
		if (txBufferLength >= BUFFER_LENGTH+1) {
    2d4a:	f890 305f 	ldrb.w	r3, [r0, #95]	; 0x5f
    2d4e:	2b20      	cmp	r3, #32
    2d50:	d80b      	bhi.n	2d6a <TwoWire::write(unsigned char)+0x26>
			setWriteError();
			return 0;
		}
		txBuffer[txBufferLength++] = data;
    2d52:	18c2      	adds	r2, r0, r3
	*(portConfigRegister(scl_pin)) = hardware.scl_pins[scl_pin_index_].mux_val;
	return ret;
}

size_t TwoWire::write(uint8_t data)
{
    2d54:	b410      	push	{r4}
	if (transmitting || slave_mode) {
		if (txBufferLength >= BUFFER_LENGTH+1) {
			setWriteError();
			return 0;
		}
		txBuffer[txBufferLength++] = data;
    2d56:	1c5c      	adds	r4, r3, #1
		return 1;
    2d58:	2301      	movs	r3, #1
	if (transmitting || slave_mode) {
		if (txBufferLength >= BUFFER_LENGTH+1) {
			setWriteError();
			return 0;
		}
		txBuffer[txBufferLength++] = data;
    2d5a:	f880 405f 	strb.w	r4, [r0, #95]	; 0x5f
		return 1;
	}
	return 0;
}
    2d5e:	4618      	mov	r0, r3
	if (transmitting || slave_mode) {
		if (txBufferLength >= BUFFER_LENGTH+1) {
			setWriteError();
			return 0;
		}
		txBuffer[txBufferLength++] = data;
    2d60:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
		return 1;
	}
	return 0;
}
    2d64:	f85d 4b04 	ldr.w	r4, [sp], #4
    2d68:	4770      	bx	lr
    2d6a:	2201      	movs	r2, #1
size_t TwoWire::write(uint8_t data)
{
	if (transmitting || slave_mode) {
		if (txBufferLength >= BUFFER_LENGTH+1) {
			setWriteError();
			return 0;
    2d6c:	2300      	movs	r3, #0
    2d6e:	7102      	strb	r2, [r0, #4]
		}
		txBuffer[txBufferLength++] = data;
		return 1;
	}
	return 0;
}
    2d70:	4618      	mov	r0, r3
    2d72:	4770      	bx	lr

00002d74 <TwoWire::write(unsigned char const*, unsigned int)>:

size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
    2d74:	b538      	push	{r3, r4, r5, lr}
    2d76:	4605      	mov	r5, r0
	if (transmitting || slave_mode) {
    2d78:	f8b0 0060 	ldrh.w	r0, [r0, #96]	; 0x60
    2d7c:	b190      	cbz	r0, 2da4 <TwoWire::write(unsigned char const*, unsigned int)+0x30>
		size_t avail = BUFFER_LENGTH+1 - txBufferLength;
    2d7e:	f895 305f 	ldrb.w	r3, [r5, #95]	; 0x5f
    2d82:	4614      	mov	r4, r2
    2d84:	f1c3 0221 	rsb	r2, r3, #33	; 0x21
		if (quantity > avail) {
    2d88:	4294      	cmp	r4, r2
    2d8a:	d80c      	bhi.n	2da6 <TwoWire::write(unsigned char const*, unsigned int)+0x32>
			quantity = avail;
			setWriteError();
		}
		memcpy(txBuffer + txBufferLength, data, quantity);
    2d8c:	f105 003d 	add.w	r0, r5, #61	; 0x3d
    2d90:	4622      	mov	r2, r4
    2d92:	4418      	add	r0, r3
    2d94:	f000 fa6e 	bl	3274 <memcpy>
		txBufferLength += quantity;
    2d98:	f895 305f 	ldrb.w	r3, [r5, #95]	; 0x5f
    2d9c:	4620      	mov	r0, r4
    2d9e:	441c      	add	r4, r3
    2da0:	f885 405f 	strb.w	r4, [r5, #95]	; 0x5f
		return quantity;
	}
	return 0;
}
    2da4:	bd38      	pop	{r3, r4, r5, pc}
    2da6:	4614      	mov	r4, r2
    2da8:	2201      	movs	r2, #1
    2daa:	712a      	strb	r2, [r5, #4]
    2dac:	e7ee      	b.n	2d8c <TwoWire::write(unsigned char const*, unsigned int)+0x18>
    2dae:	bf00      	nop

00002db0 <TwoWire::begin()>:
//#include "debug/printf.h"

#define PINCONFIG (IOMUXC_PAD_ODE | IOMUXC_PAD_SRE | IOMUXC_PAD_DSE(4) | IOMUXC_PAD_SPEED(1) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3))

void TwoWire::begin(void)
{
    2db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
    2db4:	4f2f      	ldr	r7, [pc, #188]	; (2e74 <TwoWire::begin()+0xc4>)
#define CLOCK_STRETCH_TIMEOUT 15000


void TwoWire::setClock(uint32_t frequency)
{
	port->MCR = 0;
    2db6:	2500      	movs	r5, #0

void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
	hardware.clock_gate_register |= hardware.clock_gate_mask;
    2db8:	6942      	ldr	r2, [r0, #20]
	port->MCR = 0;
	if (frequency < 400000) {
		// 100 kHz
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(1);
    2dba:	2401      	movs	r4, #1
#define PINCONFIG (IOMUXC_PAD_ODE | IOMUXC_PAD_SRE | IOMUXC_PAD_DSE(4) | IOMUXC_PAD_SPEED(1) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3))

void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
    2dbc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
	hardware.clock_gate_register |= hardware.clock_gate_mask;
	port->MCR = LPI2C_MCR_RST;
    2dbe:	f04f 0e02 	mov.w	lr, #2

void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
	hardware.clock_gate_register |= hardware.clock_gate_mask;
    2dc2:	6816      	ldr	r6, [r2, #0]
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(1);
		port->MCFGR2 = LPI2C_MCFGR2_FILTSDA(5) | LPI2C_MCFGR2_FILTSCL(5) |
			LPI2C_MCFGR2_BUSIDLE(3000); // idle timeout 250 us
		port->MCFGR3 = LPI2C_MCFGR3_PINLOW(CLOCK_STRETCH_TIMEOUT * 12 / 256 + 1);
    2dc4:	f44f 3830 	mov.w	r8, #180224	; 0x2c000
#define PINCONFIG (IOMUXC_PAD_ODE | IOMUXC_PAD_SRE | IOMUXC_PAD_DSE(4) | IOMUXC_PAD_SPEED(1) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3))

void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
    2dc8:	f421 017c 	bic.w	r1, r1, #16515072	; 0xfc0000
	hardware.clock_gate_register |= hardware.clock_gate_mask;
	port->MCR = LPI2C_MCR_RST;
    2dcc:	6903      	ldr	r3, [r0, #16]
{
	port->MCR = 0;
	if (frequency < 400000) {
		// 100 kHz
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
    2dce:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 2e80 <TwoWire::begin()+0xd0>
#define PINCONFIG (IOMUXC_PAD_ODE | IOMUXC_PAD_SRE | IOMUXC_PAD_DSE(4) | IOMUXC_PAD_SPEED(1) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3))

void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
    2dd2:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
    2dd6:	63b9      	str	r1, [r7, #56]	; 0x38
	hardware.clock_gate_register |= hardware.clock_gate_mask;
    2dd8:	6831      	ldr	r1, [r6, #0]
    2dda:	6857      	ldr	r7, [r2, #4]
    2ddc:	4339      	orrs	r1, r7
    2dde:	6031      	str	r1, [r6, #0]
			LPI2C_MCFGR2_BUSIDLE(2400); // idle timeout 100 us
		port->MCFGR3 = LPI2C_MCFGR3_PINLOW(CLOCK_STRETCH_TIMEOUT * 24 / 256 + 1);
	}
	port->MCCR1 = port->MCCR0;
	port->MCFGR0 = 0;
	port->MFCR = LPI2C_MFCR_RXWATER(1) | LPI2C_MFCR_TXWATER(1);
    2de0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
		// 100 kHz
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(1);
		port->MCFGR2 = LPI2C_MCFGR2_FILTSDA(5) | LPI2C_MCFGR2_FILTSCL(5) |
			LPI2C_MCFGR2_BUSIDLE(3000); // idle timeout 250 us
    2de4:	4e24      	ldr	r6, [pc, #144]	; (2e78 <TwoWire::begin()+0xc8>)
void TwoWire::begin(void)
{
	// use 24 MHz clock
	CCM_CSCDR2 = (CCM_CSCDR2 & ~CCM_CSCDR2_LPI2C_CLK_PODF(63)) | CCM_CSCDR2_LPI2C_CLK_SEL;
	hardware.clock_gate_register |= hardware.clock_gate_mask;
	port->MCR = LPI2C_MCR_RST;
    2de6:	f8c3 e010 	str.w	lr, [r3, #16]
#define CLOCK_STRETCH_TIMEOUT 15000


void TwoWire::setClock(uint32_t frequency)
{
	port->MCR = 0;
    2dea:	611d      	str	r5, [r3, #16]
	if (frequency < 400000) {
		// 100 kHz
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
    2dec:	f8c3 c048 	str.w	ip, [r3, #72]	; 0x48
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(1);
    2df0:	625c      	str	r4, [r3, #36]	; 0x24
		port->MCFGR2 = LPI2C_MCFGR2_FILTSDA(5) | LPI2C_MCFGR2_FILTSCL(5) |
			LPI2C_MCFGR2_BUSIDLE(3000); // idle timeout 250 us
    2df2:	629e      	str	r6, [r3, #40]	; 0x28
	hardware.clock_gate_register |= hardware.clock_gate_mask;
	port->MCR = LPI2C_MCR_RST;
	setClock(100000);

	// Setup SDA register
	*(portControlRegister(hardware.sda_pins[sda_pin_index_].pin)) = PINCONFIG;
    2df4:	f64f 0661 	movw	r6, #63585	; 0xf861
		port->MCCR0 = LPI2C_MCCR0_CLKHI(55) | LPI2C_MCCR0_CLKLO(59) |
			LPI2C_MCCR0_DATAVD(25) | LPI2C_MCCR0_SETHOLD(40);
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(1);
		port->MCFGR2 = LPI2C_MCFGR2_FILTSDA(5) | LPI2C_MCFGR2_FILTSCL(5) |
			LPI2C_MCFGR2_BUSIDLE(3000); // idle timeout 250 us
		port->MCFGR3 = LPI2C_MCFGR3_PINLOW(CLOCK_STRETCH_TIMEOUT * 12 / 256 + 1);
    2df8:	f8c3 802c 	str.w	r8, [r3, #44]	; 0x2c
		port->MCFGR1 = LPI2C_MCFGR1_PRESCALE(0);
		port->MCFGR2 = LPI2C_MCFGR2_FILTSDA(1) | LPI2C_MCFGR2_FILTSCL(1) |
			LPI2C_MCFGR2_BUSIDLE(2400); // idle timeout 100 us
		port->MCFGR3 = LPI2C_MCFGR3_PINLOW(CLOCK_STRETCH_TIMEOUT * 24 / 256 + 1);
	}
	port->MCCR1 = port->MCCR0;
    2dfc:	6c9f      	ldr	r7, [r3, #72]	; 0x48
    2dfe:	651f      	str	r7, [r3, #80]	; 0x50
	port->MCFGR0 = 0;
    2e00:	621d      	str	r5, [r3, #32]
	port->MFCR = LPI2C_MFCR_RXWATER(1) | LPI2C_MFCR_TXWATER(1);
    2e02:	6599      	str	r1, [r3, #88]	; 0x58
	port->MCR = LPI2C_MCR_MEN;
    2e04:	611c      	str	r4, [r3, #16]
	hardware.clock_gate_register |= hardware.clock_gate_mask;
	port->MCR = LPI2C_MCR_RST;
	setClock(100000);

	// Setup SDA register
	*(portControlRegister(hardware.sda_pins[sda_pin_index_].pin)) = PINCONFIG;
    2e06:	7e01      	ldrb	r1, [r0, #24]
    2e08:	4b1c      	ldr	r3, [pc, #112]	; (2e7c <TwoWire::begin()+0xcc>)
    2e0a:	eb02 1101 	add.w	r1, r2, r1, lsl #4
    2e0e:	7a09      	ldrb	r1, [r1, #8]
    2e10:	eb03 1101 	add.w	r1, r3, r1, lsl #4
    2e14:	6889      	ldr	r1, [r1, #8]
    2e16:	600e      	str	r6, [r1, #0]
	*(portConfigRegister(hardware.sda_pins[sda_pin_index_].pin)) = hardware.sda_pins[sda_pin_index_].mux_val;
    2e18:	7e01      	ldrb	r1, [r0, #24]
    2e1a:	eb02 1101 	add.w	r1, r2, r1, lsl #4
    2e1e:	7a0c      	ldrb	r4, [r1, #8]
    2e20:	68cd      	ldr	r5, [r1, #12]
    2e22:	eb03 1104 	add.w	r1, r3, r4, lsl #4
    2e26:	6849      	ldr	r1, [r1, #4]
    2e28:	600d      	str	r5, [r1, #0]
    2e2a:	7e01      	ldrb	r1, [r0, #24]
    2e2c:	eb02 1101 	add.w	r1, r2, r1, lsl #4
	if (hardware.sda_pins[sda_pin_index_].select_input_register) {
    2e30:	690c      	ldr	r4, [r1, #16]
    2e32:	b10c      	cbz	r4, 2e38 <TwoWire::begin()+0x88>
		*(hardware.sda_pins[sda_pin_index_].select_input_register) =  hardware.sda_pins[sda_pin_index_].select_val;
    2e34:	6949      	ldr	r1, [r1, #20]
    2e36:	6021      	str	r1, [r4, #0]
	}

	// setup SCL register
	*(portControlRegister(hardware.scl_pins[scl_pin_index_].pin)) = PINCONFIG;
    2e38:	7e41      	ldrb	r1, [r0, #25]
    2e3a:	f64f 0461 	movw	r4, #63585	; 0xf861
    2e3e:	eb02 1101 	add.w	r1, r2, r1, lsl #4
    2e42:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
    2e46:	eb03 1101 	add.w	r1, r3, r1, lsl #4
    2e4a:	6889      	ldr	r1, [r1, #8]
    2e4c:	600c      	str	r4, [r1, #0]
	*(portConfigRegister(hardware.scl_pins[scl_pin_index_].pin)) = hardware.scl_pins[scl_pin_index_].mux_val;
    2e4e:	7e41      	ldrb	r1, [r0, #25]
    2e50:	eb02 1101 	add.w	r1, r2, r1, lsl #4
    2e54:	f891 4028 	ldrb.w	r4, [r1, #40]	; 0x28
    2e58:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    2e5a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2e5e:	685b      	ldr	r3, [r3, #4]
    2e60:	6019      	str	r1, [r3, #0]
    2e62:	7e43      	ldrb	r3, [r0, #25]
    2e64:	eb02 1203 	add.w	r2, r2, r3, lsl #4
	if (hardware.scl_pins[scl_pin_index_].select_input_register) {
    2e68:	6b13      	ldr	r3, [r2, #48]	; 0x30
    2e6a:	b10b      	cbz	r3, 2e70 <TwoWire::begin()+0xc0>
		*(hardware.scl_pins[scl_pin_index_].select_input_register) =  hardware.scl_pins[scl_pin_index_].select_val;
    2e6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
    2e6e:	601a      	str	r2, [r3, #0]
    2e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2e74:	400fc000 	.word	0x400fc000
    2e78:	05050bb8 	.word	0x05050bb8
    2e7c:	200009e8 	.word	0x200009e8
    2e80:	1928373b 	.word	0x1928373b

00002e84 <TwoWire::force_clock()>:
	}
	scl_pin_index_ = newindex;
}

bool TwoWire::force_clock()
{
    2e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e88:	4683      	mov	fp, r0
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
    2e8a:	4840      	ldr	r0, [pc, #256]	; (2f8c <TwoWire::force_clock()+0x108>)
	}
	scl_pin_index_ = newindex;
}

bool TwoWire::force_clock()
{
    2e8c:	b083      	sub	sp, #12
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
    2e8e:	2515      	movs	r5, #21
}

bool TwoWire::force_clock()
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
    2e90:	f8db a014 	ldr.w	sl, [fp, #20]
    2e94:	f89b 6018 	ldrb.w	r6, [fp, #24]
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
    2e98:	f89b 3019 	ldrb.w	r3, [fp, #25]
}

bool TwoWire::force_clock()
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
    2e9c:	eb0a 1606 	add.w	r6, sl, r6, lsl #4
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    2ea0:	493b      	ldr	r1, [pc, #236]	; (2f90 <TwoWire::force_clock()+0x10c>)
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
    2ea2:	eb0a 1303 	add.w	r3, sl, r3, lsl #4
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2ea6:	f8df e0ec 	ldr.w	lr, [pc, #236]	; 2f94 <TwoWire::force_clock()+0x110>
}

bool TwoWire::force_clock()
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
    2eaa:	7a36      	ldrb	r6, [r6, #8]
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2eac:	460c      	mov	r4, r1
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
    2eae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
    2eb2:	0136      	lsls	r6, r6, #4

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2eb4:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 2f98 <TwoWire::force_clock()+0x114>
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
    2eb8:	011b      	lsls	r3, r3, #4
bool TwoWire::force_clock()
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
    2eba:	1987      	adds	r7, r0, r6
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
	*portSetRegister(sda_pin) = sda_mask;
    2ebc:	f850 8006 	ldr.w	r8, [r0, r6]
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
    2ec0:	eb00 0c03 	add.w	ip, r0, r3
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
	*portSetRegister(sda_pin) = sda_mask;
	*portModeRegister(sda_pin) |= sda_mask;
	*portConfigRegister(scl_pin) = 5 | 0x10;
	*portSetRegister(scl_pin) = scl_mask;
    2ec4:	58c6      	ldr	r6, [r0, r3]
bool TwoWire::force_clock()
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
    2ec6:	68f8      	ldr	r0, [r7, #12]
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
    2ec8:	687b      	ldr	r3, [r7, #4]
{
	bool ret = false;
	uint32_t sda_pin = hardware.sda_pins[sda_pin_index_].pin;
	uint32_t scl_pin = hardware.scl_pins[scl_pin_index_].pin;
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
    2eca:	f8dc 700c 	ldr.w	r7, [ip, #12]
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
    2ece:	9300      	str	r3, [sp, #0]
    2ed0:	601d      	str	r5, [r3, #0]
	*portSetRegister(sda_pin) = sda_mask;
    2ed2:	f8c8 0084 	str.w	r0, [r8, #132]	; 0x84
	*portModeRegister(sda_pin) |= sda_mask;
    2ed6:	f8d8 3004 	ldr.w	r3, [r8, #4]
	*portConfigRegister(scl_pin) = 5 | 0x10;
    2eda:	f8dc 2004 	ldr.w	r2, [ip, #4]
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
	*portSetRegister(sda_pin) = sda_mask;
	*portModeRegister(sda_pin) |= sda_mask;
    2ede:	4303      	orrs	r3, r0
	*portConfigRegister(scl_pin) = 5 | 0x10;
    2ee0:	9201      	str	r2, [sp, #4]
	uint32_t sda_mask = digitalPinToBitMask(sda_pin);
	uint32_t scl_mask = digitalPinToBitMask(scl_pin);
	// take control of pins with GPIO
	*portConfigRegister(sda_pin) = 5 | 0x10;
	*portSetRegister(sda_pin) = sda_mask;
	*portModeRegister(sda_pin) |= sda_mask;
    2ee2:	f8c8 3004 	str.w	r3, [r8, #4]
	*portConfigRegister(scl_pin) = 5 | 0x10;
    2ee6:	6015      	str	r5, [r2, #0]
	*portSetRegister(scl_pin) = scl_mask;
    2ee8:	f8c6 7084 	str.w	r7, [r6, #132]	; 0x84
	*portModeRegister(scl_pin) |= scl_mask;
    2eec:	6873      	ldr	r3, [r6, #4]
    2eee:	433b      	orrs	r3, r7
    2ef0:	6073      	str	r3, [r6, #4]
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    2ef2:	6809      	ldr	r1, [r1, #0]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2ef4:	f8de 3000 	ldr.w	r3, [lr]
    2ef8:	fba9 3203 	umull	r3, r2, r9, r3
    2efc:	0c92      	lsrs	r2, r2, #18
    2efe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    2f02:	0052      	lsls	r2, r2, #1
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2f04:	6823      	ldr	r3, [r4, #0]
    2f06:	1a5b      	subs	r3, r3, r1
    2f08:	429a      	cmp	r2, r3
    2f0a:	d8fb      	bhi.n	2f04 <TwoWire::force_clock()+0x80>
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    2f0c:	4a20      	ldr	r2, [pc, #128]	; (2f90 <TwoWire::force_clock()+0x10c>)
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2f0e:	2509      	movs	r5, #9

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2f10:	f8df c084 	ldr.w	ip, [pc, #132]	; 2f98 <TwoWire::force_clock()+0x114>
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2f14:	4691      	mov	r9, r2
	delayMicroseconds(10);
	for (int i=0; i < 9; i++) {
		if ((*portInputRegister(sda_pin) & sda_mask)
    2f16:	f8d8 3008 	ldr.w	r3, [r8, #8]
		  && (*portInputRegister(scl_pin) & scl_mask)) {
    2f1a:	4218      	tst	r0, r3
    2f1c:	d002      	beq.n	2f24 <TwoWire::force_clock()+0xa0>
    2f1e:	68b3      	ldr	r3, [r6, #8]
    2f20:	421f      	tst	r7, r3
    2f22:	d131      	bne.n	2f88 <TwoWire::force_clock()+0x104>
			// success, both pins are high
			ret = true;
			break;
		}
		*portClearRegister(scl_pin) = scl_mask;
    2f24:	f8c6 7088 	str.w	r7, [r6, #136]	; 0x88
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    2f28:	6814      	ldr	r4, [r2, #0]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2f2a:	f8de 1000 	ldr.w	r1, [lr]
    2f2e:	fbac 3101 	umull	r3, r1, ip, r1
    2f32:	0c89      	lsrs	r1, r1, #18
    2f34:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2f38:	6813      	ldr	r3, [r2, #0]
    2f3a:	1b1b      	subs	r3, r3, r4
    2f3c:	4299      	cmp	r1, r3
    2f3e:	d8fb      	bhi.n	2f38 <TwoWire::force_clock()+0xb4>
		delayMicroseconds(5);
		*portSetRegister(scl_pin) = scl_mask;
    2f40:	f8c6 7084 	str.w	r7, [r6, #132]	; 0x84
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    2f44:	f8d9 4000 	ldr.w	r4, [r9]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    2f48:	f8de 1000 	ldr.w	r1, [lr]
    2f4c:	fbac 3101 	umull	r3, r1, ip, r1
    2f50:	0c89      	lsrs	r1, r1, #18
    2f52:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    2f56:	6813      	ldr	r3, [r2, #0]
    2f58:	1b1b      	subs	r3, r3, r4
    2f5a:	4299      	cmp	r1, r3
    2f5c:	d8fb      	bhi.n	2f56 <TwoWire::force_clock()+0xd2>
	*portModeRegister(sda_pin) |= sda_mask;
	*portConfigRegister(scl_pin) = 5 | 0x10;
	*portSetRegister(scl_pin) = scl_mask;
	*portModeRegister(scl_pin) |= scl_mask;
	delayMicroseconds(10);
	for (int i=0; i < 9; i++) {
    2f5e:	3d01      	subs	r5, #1
    2f60:	d1d9      	bne.n	2f16 <TwoWire::force_clock()+0x92>
	scl_pin_index_ = newindex;
}

bool TwoWire::force_clock()
{
	bool ret = false;
    2f62:	4628      	mov	r0, r5
		delayMicroseconds(5);
		*portSetRegister(scl_pin) = scl_mask;
		delayMicroseconds(5);
	}
	// return control of pins to I2C
	*(portConfigRegister(sda_pin)) = hardware.sda_pins[sda_pin_index_].mux_val;
    2f64:	f89b 3018 	ldrb.w	r3, [fp, #24]
    2f68:	9a00      	ldr	r2, [sp, #0]
    2f6a:	eb0a 1303 	add.w	r3, sl, r3, lsl #4
    2f6e:	68db      	ldr	r3, [r3, #12]
    2f70:	6013      	str	r3, [r2, #0]
	*(portConfigRegister(scl_pin)) = hardware.scl_pins[scl_pin_index_].mux_val;
    2f72:	f89b 3019 	ldrb.w	r3, [fp, #25]
    2f76:	9a01      	ldr	r2, [sp, #4]
    2f78:	eb0a 1a03 	add.w	sl, sl, r3, lsl #4
    2f7c:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
    2f80:	6013      	str	r3, [r2, #0]
	return ret;
}
    2f82:	b003      	add	sp, #12
    2f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	delayMicroseconds(10);
	for (int i=0; i < 9; i++) {
		if ((*portInputRegister(sda_pin) & sda_mask)
		  && (*portInputRegister(scl_pin) & scl_mask)) {
			// success, both pins are high
			ret = true;
    2f88:	2001      	movs	r0, #1
    2f8a:	e7eb      	b.n	2f64 <TwoWire::force_clock()+0xe0>
    2f8c:	200009e8 	.word	0x200009e8
    2f90:	e0001004 	.word	0xe0001004
    2f94:	200045d4 	.word	0x200045d4
    2f98:	431bde83 	.word	0x431bde83

00002f9c <TwoWire::wait_idle()>:
extern volatile uint32_t systick_millis_count;

static inline uint32_t millis(void) __attribute__((always_inline, unused));
static inline uint32_t millis(void)
{
	return systick_millis_count;
    2f9c:	490d      	ldr	r1, [pc, #52]	; (2fd4 <TwoWire::wait_idle()+0x38>)
    2f9e:	6902      	ldr	r2, [r0, #16]
//   01   EPF = End Packet Flag
//      2 RDF = Receive Data Flag
//      1 TDF = Transmit Data Flag

bool TwoWire::wait_idle()
{
    2fa0:	b510      	push	{r4, lr}
    2fa2:	680c      	ldr	r4, [r1, #0]
    2fa4:	e005      	b.n	2fb2 <TwoWire::wait_idle()+0x16>
	elapsedMillis timeout = 0;
	while (1) {
		uint32_t status = port->MSR; // pg 2899 & 2892
		if (!(status & LPI2C_MSR_BBF)) break; // bus is available
		if (status & LPI2C_MSR_MBF) break; // we already have bus control
    2fa6:	01db      	lsls	r3, r3, #7
    2fa8:	d407      	bmi.n	2fba <TwoWire::wait_idle()+0x1e>
    2faa:	680b      	ldr	r3, [r1, #0]
		if (timeout > 16) {
    2fac:	1b1b      	subs	r3, r3, r4
    2fae:	2b10      	cmp	r3, #16
    2fb0:	d808      	bhi.n	2fc4 <TwoWire::wait_idle()+0x28>

bool TwoWire::wait_idle()
{
	elapsedMillis timeout = 0;
	while (1) {
		uint32_t status = port->MSR; // pg 2899 & 2892
    2fb2:	6953      	ldr	r3, [r2, #20]
		if (!(status & LPI2C_MSR_BBF)) break; // bus is available
    2fb4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
    2fb8:	d1f5      	bne.n	2fa6 <TwoWire::wait_idle()+0xa>
			if (force_clock()) break;
			//Serial.printf("unable to get control of I2C bus\n");
			return false;
		}
	}
	port->MSR = 0x00007F00; // clear all prior flags
    2fba:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
	return true;
    2fbe:	2001      	movs	r0, #1
			if (force_clock()) break;
			//Serial.printf("unable to get control of I2C bus\n");
			return false;
		}
	}
	port->MSR = 0x00007F00; // clear all prior flags
    2fc0:	6153      	str	r3, [r2, #20]
	return true;
}
    2fc2:	bd10      	pop	{r4, pc}
    2fc4:	4604      	mov	r4, r0
		uint32_t status = port->MSR; // pg 2899 & 2892
		if (!(status & LPI2C_MSR_BBF)) break; // bus is available
		if (status & LPI2C_MSR_MBF) break; // we already have bus control
		if (timeout > 16) {
			//Serial.printf("timeout waiting for idle, MSR = %x\n", status);
			if (force_clock()) break;
    2fc6:	f7ff ff5d 	bl	2e84 <TwoWire::force_clock()>
    2fca:	2800      	cmp	r0, #0
    2fcc:	d0f9      	beq.n	2fc2 <TwoWire::wait_idle()+0x26>
    2fce:	6922      	ldr	r2, [r4, #16]
    2fd0:	e7f3      	b.n	2fba <TwoWire::wait_idle()+0x1e>
    2fd2:	bf00      	nop
    2fd4:	20006b4c 	.word	0x20006b4c

00002fd8 <TwoWire::endTransmission(unsigned char)>:
	return true;
}


uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
    2fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t tx_len = txBufferLength;
    2fdc:	f890 a05f 	ldrb.w	sl, [r0, #95]	; 0x5f
	if (!tx_len) return 4; // no address for transmit
    2fe0:	f1ba 0f00 	cmp.w	sl, #0
    2fe4:	d102      	bne.n	2fec <TwoWire::endTransmission(unsigned char)+0x14>
    2fe6:	2004      	movs	r0, #4
    2fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2fec:	4605      	mov	r5, r0
    2fee:	460e      	mov	r6, r1
	if (!wait_idle()) return 4;
    2ff0:	f7ff ffd4 	bl	2f9c <TwoWire::wait_idle()>
    2ff4:	2800      	cmp	r0, #0
    2ff6:	d0f6      	beq.n	2fe6 <TwoWire::endTransmission(unsigned char)+0xe>
    2ff8:	4f2e      	ldr	r7, [pc, #184]	; (30b4 <TwoWire::endTransmission(unsigned char)+0xdc>)
	uint32_t tx_index = 0; // 0=start, 1=addr, 2-(N-1)=data, N=stop
    2ffa:	2400      	movs	r4, #0
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
					port->MTDR = LPI2C_MTDR_CMD_TRANSMIT | txBuffer[tx_index++];
				} else {
					if (sendStop) port->MTDR = LPI2C_MTDR_CMD_STOP;
    2ffc:	f44f 7900 	mov.w	r9, #512	; 0x200
    3000:	f8d7 8000 	ldr.w	r8, [r7]
	if (!wait_idle()) return 4;
	uint32_t tx_index = 0; // 0=start, 1=addr, 2-(N-1)=data, N=stop
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
    3004:	4554      	cmp	r4, sl
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
    3006:	6929      	ldr	r1, [r5, #16]
	if (!wait_idle()) return 4;
	uint32_t tx_index = 0; // 0=start, 1=addr, 2-(N-1)=data, N=stop
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
    3008:	d81a      	bhi.n	3040 <TwoWire::endTransmission(unsigned char)+0x68>
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
    300a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
    300c:	f003 0307 	and.w	r3, r3, #7
			while (fifo_used < 4) {
    3010:	2b03      	cmp	r3, #3
    3012:	d909      	bls.n	3028 <TwoWire::endTransmission(unsigned char)+0x50>
    3014:	e014      	b.n	3040 <TwoWire::endTransmission(unsigned char)+0x68>
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
    3016:	f895 203d 	ldrb.w	r2, [r5, #61]	; 0x3d
				} else {
					if (sendStop) port->MTDR = LPI2C_MTDR_CMD_STOP;
					tx_index++;
					break;
				}
				fifo_used++;
    301a:	3301      	adds	r3, #1
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
    301c:	2401      	movs	r4, #1
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
    301e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
    3022:	2b04      	cmp	r3, #4
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
    3024:	660a      	str	r2, [r1, #96]	; 0x60
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
    3026:	d00b      	beq.n	3040 <TwoWire::endTransmission(unsigned char)+0x68>
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
					port->MTDR = LPI2C_MTDR_CMD_TRANSMIT | txBuffer[tx_index++];
    3028:	192a      	adds	r2, r5, r4
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
				if (tx_index == 0) {
    302a:	2c00      	cmp	r4, #0
    302c:	d0f3      	beq.n	3016 <TwoWire::endTransmission(unsigned char)+0x3e>
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
    302e:	45a2      	cmp	sl, r4
    3030:	d927      	bls.n	3082 <TwoWire::endTransmission(unsigned char)+0xaa>
				} else {
					if (sendStop) port->MTDR = LPI2C_MTDR_CMD_STOP;
					tx_index++;
					break;
				}
				fifo_used++;
    3032:	3301      	adds	r3, #1
			while (fifo_used < 4) {
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
					port->MTDR = LPI2C_MTDR_CMD_TRANSMIT | txBuffer[tx_index++];
    3034:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
    3038:	3401      	adds	r4, #1
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
    303a:	2b04      	cmp	r3, #4
				if (tx_index == 0) {
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
					port->MTDR = LPI2C_MTDR_CMD_TRANSMIT | txBuffer[tx_index++];
    303c:	660a      	str	r2, [r1, #96]	; 0x60
	elapsedMillis timeout = 0;
	while (1) {
		// transmit stuff, if we haven't already
		if (tx_index <= tx_len) {
			uint32_t fifo_used = port->MFSR & 0x07; // pg 2914
			while (fifo_used < 4) {
    303e:	d1f3      	bne.n	3028 <TwoWire::endTransmission(unsigned char)+0x50>
				}
				fifo_used++;
			}
		}
		// monitor status
		uint32_t status = port->MSR; // pg 2884 & 2891
    3040:	694b      	ldr	r3, [r1, #20]
		if (status & LPI2C_MSR_ALF) {
    3042:	0518      	lsls	r0, r3, #20
    3044:	d422      	bmi.n	308c <TwoWire::endTransmission(unsigned char)+0xb4>
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
			return 4; // we lost bus arbitration to another master
		}
		if (status & LPI2C_MSR_NDF) {
    3046:	055a      	lsls	r2, r3, #21
    3048:	d427      	bmi.n	309a <TwoWire::endTransmission(unsigned char)+0xc2>
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
			port->MTDR = LPI2C_MTDR_CMD_STOP;
			return 2; // NACK (assume address, TODO: how to tell address from data)
		}
		if ((status & LPI2C_MSR_PLTF) || timeout > 50) {
    304a:	0498      	lsls	r0, r3, #18
    304c:	d404      	bmi.n	3058 <TwoWire::endTransmission(unsigned char)+0x80>
    304e:	683a      	ldr	r2, [r7, #0]
    3050:	ebc8 0202 	rsb	r2, r8, r2
    3054:	2a32      	cmp	r2, #50	; 0x32
    3056:	d909      	bls.n	306c <TwoWire::endTransmission(unsigned char)+0x94>
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    3058:	690b      	ldr	r3, [r1, #16]
			port->MTDR = LPI2C_MTDR_CMD_STOP; // try to send a stop
    305a:	f44f 7200 	mov.w	r2, #512	; 0x200
			return 4; // clock stretched too long or generic timeout
    305e:	2004      	movs	r0, #4
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
			port->MTDR = LPI2C_MTDR_CMD_STOP;
			return 2; // NACK (assume address, TODO: how to tell address from data)
		}
		if ((status & LPI2C_MSR_PLTF) || timeout > 50) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    3060:	f443 7340 	orr.w	r3, r3, #768	; 0x300
    3064:	610b      	str	r3, [r1, #16]
			port->MTDR = LPI2C_MTDR_CMD_STOP; // try to send a stop
    3066:	660a      	str	r2, [r1, #96]	; 0x60
			return 4; // clock stretched too long or generic timeout
    3068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
		// are we done yet?
		if (tx_index > tx_len) {
    306c:	4554      	cmp	r4, sl
    306e:	d905      	bls.n	307c <TwoWire::endTransmission(unsigned char)+0xa4>
			uint32_t tx_fifo = port->MFSR & 0x07;
    3070:	6dca      	ldr	r2, [r1, #92]	; 0x5c
			if (tx_fifo == 0 && ((status & LPI2C_MSR_SDF) || !sendStop)) {
    3072:	0752      	lsls	r2, r2, #29
    3074:	d102      	bne.n	307c <TwoWire::endTransmission(unsigned char)+0xa4>
    3076:	059b      	lsls	r3, r3, #22
    3078:	d419      	bmi.n	30ae <TwoWire::endTransmission(unsigned char)+0xd6>
    307a:	b1c6      	cbz	r6, 30ae <TwoWire::endTransmission(unsigned char)+0xd6>
				return 0;
			}
		}
		yield();
    307c:	f002 f934 	bl	52e8 <yield>
	uint32_t tx_len = txBufferLength;
	if (!tx_len) return 4; // no address for transmit
	if (!wait_idle()) return 4;
	uint32_t tx_index = 0; // 0=start, 1=addr, 2-(N-1)=data, N=stop
	elapsedMillis timeout = 0;
	while (1) {
    3080:	e7c0      	b.n	3004 <TwoWire::endTransmission(unsigned char)+0x2c>
					port->MTDR = LPI2C_MTDR_CMD_START | txBuffer[0];
					tx_index = 1;
				} else if (tx_index < tx_len) {
					port->MTDR = LPI2C_MTDR_CMD_TRANSMIT | txBuffer[tx_index++];
				} else {
					if (sendStop) port->MTDR = LPI2C_MTDR_CMD_STOP;
    3082:	b10e      	cbz	r6, 3088 <TwoWire::endTransmission(unsigned char)+0xb0>
    3084:	f8c1 9060 	str.w	r9, [r1, #96]	; 0x60
					tx_index++;
    3088:	3401      	adds	r4, #1
					break;
    308a:	e7d9      	b.n	3040 <TwoWire::endTransmission(unsigned char)+0x68>
			}
		}
		// monitor status
		uint32_t status = port->MSR; // pg 2884 & 2891
		if (status & LPI2C_MSR_ALF) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    308c:	690b      	ldr	r3, [r1, #16]
			return 4; // we lost bus arbitration to another master
    308e:	2004      	movs	r0, #4
			}
		}
		// monitor status
		uint32_t status = port->MSR; // pg 2884 & 2891
		if (status & LPI2C_MSR_ALF) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    3090:	f443 7340 	orr.w	r3, r3, #768	; 0x300
    3094:	610b      	str	r3, [r1, #16]
			return 4; // we lost bus arbitration to another master
    3096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
		if (status & LPI2C_MSR_NDF) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    309a:	690b      	ldr	r3, [r1, #16]
			port->MTDR = LPI2C_MTDR_CMD_STOP;
    309c:	f44f 7200 	mov.w	r2, #512	; 0x200
			return 2; // NACK (assume address, TODO: how to tell address from data)
    30a0:	2002      	movs	r0, #2
		if (status & LPI2C_MSR_ALF) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
			return 4; // we lost bus arbitration to another master
		}
		if (status & LPI2C_MSR_NDF) {
			port->MCR |= LPI2C_MCR_RTF | LPI2C_MCR_RRF; // clear FIFOs
    30a2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
    30a6:	610b      	str	r3, [r1, #16]
			port->MTDR = LPI2C_MTDR_CMD_STOP;
    30a8:	660a      	str	r2, [r1, #96]	; 0x60
			return 2; // NACK (assume address, TODO: how to tell address from data)
    30aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
		// are we done yet?
		if (tx_index > tx_len) {
			uint32_t tx_fifo = port->MFSR & 0x07;
			if (tx_fifo == 0 && ((status & LPI2C_MSR_SDF) || !sendStop)) {
				return 0;
    30ae:	2000      	movs	r0, #0
    30b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    30b4:	20006b4c 	.word	0x20006b4c

000030b8 <fade_raw(CRGB*, unsigned short, unsigned char)>:
    nscale8( leds, num_leds, scale);
}

void nscale8( CRGB* leds, uint16_t num_leds, uint8_t scale)
{
    for( uint16_t i = 0; i < num_leds; i++) {
    30b8:	b321      	cbz	r1, 3104 <fade_raw(CRGB*, unsigned short, unsigned char)+0x4c>
    30ba:	43d2      	mvns	r2, r2
{
    nscale8( leds, num_leds, 255 - fadeBy);
}

void fade_raw( CRGB* leds, uint16_t num_leds, uint8_t fadeBy)
{
    30bc:	b430      	push	{r4, r5}
    30be:	1e4d      	subs	r5, r1, #1
    30c0:	b2d2      	uxtb	r2, r2
    30c2:	1c44      	adds	r4, r0, #1
    30c4:	b2ad      	uxth	r5, r5
    30c6:	3201      	adds	r2, #1
    30c8:	3501      	adds	r5, #1
    30ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    30ce:	4405      	add	r5, r0
LIB8STATIC void nscale8x3( uint8_t& r, uint8_t& g, uint8_t& b, fract8 scale)
{
#if SCALE8_C == 1
#if (FASTLED_SCALE8_FIXED == 1)
    uint16_t scale_fixed = scale + 1;
    r = (((uint16_t)r) * scale_fixed) >> 8;
    30d0:	f814 3c01 	ldrb.w	r3, [r4, #-1]
    30d4:	3003      	adds	r0, #3
    30d6:	3403      	adds	r4, #3
    30d8:	fb02 f303 	mul.w	r3, r2, r3
    30dc:	121b      	asrs	r3, r3, #8
    30de:	f804 3c04 	strb.w	r3, [r4, #-4]
    g = (((uint16_t)g) * scale_fixed) >> 8;
    30e2:	f810 1c02 	ldrb.w	r1, [r0, #-2]
    b = (((uint16_t)b) * scale_fixed) >> 8;
    30e6:	f810 3c01 	ldrb.w	r3, [r0, #-1]
{
#if SCALE8_C == 1
#if (FASTLED_SCALE8_FIXED == 1)
    uint16_t scale_fixed = scale + 1;
    r = (((uint16_t)r) * scale_fixed) >> 8;
    g = (((uint16_t)g) * scale_fixed) >> 8;
    30ea:	fb02 f101 	mul.w	r1, r2, r1
    b = (((uint16_t)b) * scale_fixed) >> 8;
    30ee:	fb02 f303 	mul.w	r3, r2, r3
{
#if SCALE8_C == 1
#if (FASTLED_SCALE8_FIXED == 1)
    uint16_t scale_fixed = scale + 1;
    r = (((uint16_t)r) * scale_fixed) >> 8;
    g = (((uint16_t)g) * scale_fixed) >> 8;
    30f2:	1209      	asrs	r1, r1, #8
    b = (((uint16_t)b) * scale_fixed) >> 8;
    30f4:	121b      	asrs	r3, r3, #8
{
#if SCALE8_C == 1
#if (FASTLED_SCALE8_FIXED == 1)
    uint16_t scale_fixed = scale + 1;
    r = (((uint16_t)r) * scale_fixed) >> 8;
    g = (((uint16_t)g) * scale_fixed) >> 8;
    30f6:	f800 1c02 	strb.w	r1, [r0, #-2]
    b = (((uint16_t)b) * scale_fixed) >> 8;
    30fa:	f800 3c01 	strb.w	r3, [r0, #-1]
    nscale8( leds, num_leds, scale);
}

void nscale8( CRGB* leds, uint16_t num_leds, uint8_t scale)
{
    for( uint16_t i = 0; i < num_leds; i++) {
    30fe:	4285      	cmp	r5, r0
    3100:	d1e6      	bne.n	30d0 <fade_raw(CRGB*, unsigned short, unsigned char)+0x18>
}

void fade_raw( CRGB* leds, uint16_t num_leds, uint8_t fadeBy)
{
    nscale8( leds, num_leds, 255 - fadeBy);
}
    3102:	bc30      	pop	{r4, r5}
    3104:	4770      	bx	lr
    3106:	bf00      	nop

00003108 <fadeToBlackBy(CRGB*, unsigned short, unsigned char)>:
    3108:	f7ff bfd6 	b.w	30b8 <fade_raw(CRGB*, unsigned short, unsigned char)>

0000310c <CFastLED::addLeds(CLEDController*, CRGB*, int, int)>:
	m_nPowerData = 0xFFFFFFFF;
}

CLEDController &CFastLED::addLeds(CLEDController *pLed,
									   struct CRGB *data,
									   int nLedsOrOffset, int nLedsIfOffset) {
    310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int nOffset = (nLedsIfOffset > 0) ? nLedsOrOffset : 0;
    310e:	1e1e      	subs	r6, r3, #0
	m_nPowerData = 0xFFFFFFFF;
}

CLEDController &CFastLED::addLeds(CLEDController *pLed,
									   struct CRGB *data,
									   int nLedsOrOffset, int nLedsIfOffset) {
    3110:	4604      	mov	r4, r0
    3112:	460f      	mov	r7, r1
	int nOffset = (nLedsIfOffset > 0) ? nLedsOrOffset : 0;
    3114:	dd0f      	ble.n	3136 <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x2a>
    3116:	eb02 0542 	add.w	r5, r2, r2, lsl #1
	int nLeds = (nLedsIfOffset > 0) ? nLedsIfOffset : nLedsOrOffset;

	pLed->init();
    311a:	6823      	ldr	r3, [r4, #0]
    311c:	4620      	mov	r0, r4
    311e:	689b      	ldr	r3, [r3, #8]
    3120:	4798      	blx	r3
    /// get the next controller in the chain after this one.  will return NULL at the end of the chain
    CLEDController *next() { return m_pNext; }

	/// set the default array of leds to be used by this controller
    CLEDController & setLeds(CRGB *data, int nLeds) {
        m_Data = data;
    3122:	197a      	adds	r2, r7, r5
	pLed->setLeds(data + nOffset, nLeds);
	FastLED.setMaxRefreshRate(pLed->getMaxRefreshRate(),true);
    3124:	6823      	ldr	r3, [r4, #0]
    3126:	6062      	str	r2, [r4, #4]
    3128:	4a0c      	ldr	r2, [pc, #48]	; (315c <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x50>)
    312a:	695b      	ldr	r3, [r3, #20]
        m_nLeds = nLeds;
    312c:	6166      	str	r6, [r4, #20]
    312e:	4293      	cmp	r3, r2
    3130:	d104      	bne.n	313c <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x30>
	return *pLed;
}
    3132:	4620      	mov	r0, r4
    3134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

CLEDController &CFastLED::addLeds(CLEDController *pLed,
									   struct CRGB *data,
									   int nLedsOrOffset, int nLedsIfOffset) {
	int nOffset = (nLedsIfOffset > 0) ? nLedsOrOffset : 0;
	int nLeds = (nLedsIfOffset > 0) ? nLedsIfOffset : nLedsOrOffset;
    3136:	4616      	mov	r6, r2
    3138:	2500      	movs	r5, #0
    313a:	e7ee      	b.n	311a <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0xe>

	pLed->init();
	pLed->setLeds(data + nOffset, nLeds);
	FastLED.setMaxRefreshRate(pLed->getMaxRefreshRate(),true);
    313c:	4620      	mov	r0, r4
    313e:	4798      	blx	r3

void CFastLED::setMaxRefreshRate(uint16_t refresh, bool constrain) {
  if(constrain) {
    // if we're constraining, the new value of m_nMinMicros _must_ be higher than previously (because we're only
    // allowed to slow things down if constraining)
    if(refresh > 0) {
    3140:	2800      	cmp	r0, #0
    3142:	d0f6      	beq.n	3132 <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x26>
      m_nMinMicros = ( (1000000/refresh) >  m_nMinMicros) ? (1000000/refresh) : m_nMinMicros;
    3144:	4b06      	ldr	r3, [pc, #24]	; (3160 <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x54>)
    3146:	4a07      	ldr	r2, [pc, #28]	; (3164 <CFastLED::addLeds(CLEDController*, CRGB*, int, int)+0x58>)
    3148:	fb93 f0f0 	sdiv	r0, r3, r0
    314c:	6853      	ldr	r3, [r2, #4]
    314e:	4298      	cmp	r0, r3
    3150:	bf38      	it	cc
    3152:	4618      	movcc	r0, r3
    3154:	6050      	str	r0, [r2, #4]

	pLed->init();
	pLed->setLeds(data + nOffset, nLeds);
	FastLED.setMaxRefreshRate(pLed->getMaxRefreshRate(),true);
	return *pLed;
}
    3156:	4620      	mov	r0, r4
    3158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    315a:	bf00      	nop
    315c:	00000081 	.word	0x00000081
    3160:	000f4240 	.word	0x000f4240
    3164:	20006b20 	.word	0x20006b20

00003168 <CFastLED::show(unsigned char)>:

void CFastLED::show(uint8_t scale) {
    3168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    316c:	6843      	ldr	r3, [r0, #4]
    316e:	b083      	sub	sp, #12
    3170:	4606      	mov	r6, r0
    3172:	460f      	mov	r7, r1
    3174:	4c34      	ldr	r4, [pc, #208]	; (3248 <CFastLED::show(unsigned char)+0xe0>)
	// guard against showing too rapidly
	while(m_nMinMicros && ((micros()-lastshow) < m_nMinMicros));
    3176:	2b00      	cmp	r3, #0
    3178:	d15d      	bne.n	3236 <CFastLED::show(unsigned char)+0xce>
	lastshow = micros();
    317a:	f000 fadd 	bl	3738 <micros>

	// If we have a function for computing power, use it!
	if(m_pPowerFunc) {
    317e:	68f3      	ldr	r3, [r6, #12]
}

void CFastLED::show(uint8_t scale) {
	// guard against showing too rapidly
	while(m_nMinMicros && ((micros()-lastshow) < m_nMinMicros));
	lastshow = micros();
    3180:	6020      	str	r0, [r4, #0]

	// If we have a function for computing power, use it!
	if(m_pPowerFunc) {
    3182:	b11b      	cbz	r3, 318c <CFastLED::show(unsigned char)+0x24>
		scale = (*m_pPowerFunc)(scale, m_nPowerData);
    3184:	4638      	mov	r0, r7
    3186:	68b1      	ldr	r1, [r6, #8]
    3188:	4798      	blx	r3
    318a:	4607      	mov	r7, r0
    void showColor(const struct CRGB & data, uint8_t brightness=255) {
        showColor(data, m_nLeds, getAdjustment(brightness));
    }

    /// get the first led controller in the chain of controllers
    static CLEDController *head() { return m_pHead; }
    318c:	4b2f      	ldr	r3, [pc, #188]	; (324c <CFastLED::show(unsigned char)+0xe4>)
    318e:	681c      	ldr	r4, [r3, #0]
	}

	CLEDController *pCur = CLEDController::head();
	while(pCur) {
    3190:	2c00      	cmp	r4, #0
    3192:	d037      	beq.n	3204 <CFastLED::show(unsigned char)+0x9c>

    /// Reference to the n'th item in the controller
    CRGB &operator[](int x) { return m_Data[x]; }

	/// set the dithering mode for this controller to use
    inline CLEDController & setDither(uint8_t ditherMode = BINARY_DITHER) { m_DitherMode = ditherMode; return *this; }
    3194:	2500      	movs	r5, #0
		uint8_t d = pCur->getDither();
		if(m_nFPS < 100) { pCur->setDither(0); }
    3196:	8873      	ldrh	r3, [r6, #2]
    3198:	f894 8012 	ldrb.w	r8, [r4, #18]
    319c:	2b63      	cmp	r3, #99	; 0x63
        showColor(data, nLeds, getAdjustment(brightness));
    }

    /// show function using the "attached to this controller" led data
    void showLeds(uint8_t brightness=255) {
        show(m_Data, m_nLeds, getAdjustment(brightness));
    319e:	6823      	ldr	r3, [r4, #0]
    31a0:	6861      	ldr	r1, [r4, #4]

    /// Reference to the n'th item in the controller
    CRGB &operator[](int x) { return m_Data[x]; }

	/// set the dithering mode for this controller to use
    inline CLEDController & setDither(uint8_t ditherMode = BINARY_DITHER) { m_DitherMode = ditherMode; return *this; }
    31a2:	bf98      	it	ls
    31a4:	74a5      	strbls	r5, [r4, #18]
    {
    }

    /// allow construction from R, G, B
    inline CRGB( uint8_t ir, uint8_t ig, uint8_t ib)  __attribute__((always_inline))
        : r(ir), g(ig), b(ib)
    31a6:	f88d 5004 	strb.w	r5, [sp, #4]
        showColor(data, nLeds, getAdjustment(brightness));
    }

    /// show function using the "attached to this controller" led data
    void showLeds(uint8_t brightness=255) {
        show(m_Data, m_nLeds, getAdjustment(brightness));
    31aa:	f8d3 9004 	ldr.w	r9, [r3, #4]
    31ae:	f88d 5005 	strb.w	r5, [sp, #5]
    31b2:	f88d 5006 	strb.w	r5, [sp, #6]
    31b6:	6962      	ldr	r2, [r4, #20]
      #if defined(NO_CORRECTION) && (NO_CORRECTION==1)
              return CRGB(scale,scale,scale);
      #else
              CRGB adj(0,0,0);

              if(scale > 0) {
    31b8:	b1e7      	cbz	r7, 31f4 <CFastLED::show(unsigned char)+0x8c>
    31ba:	f104 000b 	add.w	r0, r4, #11
    31be:	f10d 0e04 	add.w	lr, sp, #4
    31c2:	f104 0c0e 	add.w	ip, r4, #14
                  for(uint8_t i = 0; i < 3; i++) {
                      uint8_t cc = colorCorrection.raw[i];
    31c6:	f810 af01 	ldrb.w	sl, [r0, #1]!
                      uint8_t ct = colorTemperature.raw[i];
    31ca:	f890 b003 	ldrb.w	fp, [r0, #3]
                      if(cc > 0 && ct > 0) {
    31ce:	f1ba 0f00 	cmp.w	sl, #0
    31d2:	d00b      	beq.n	31ec <CFastLED::show(unsigned char)+0x84>
                          uint32_t work = (((uint32_t)cc)+1) * (((uint32_t)ct)+1) * scale;
    31d4:	f10b 0301 	add.w	r3, fp, #1

              if(scale > 0) {
                  for(uint8_t i = 0; i < 3; i++) {
                      uint8_t cc = colorCorrection.raw[i];
                      uint8_t ct = colorTemperature.raw[i];
                      if(cc > 0 && ct > 0) {
    31d8:	f1bb 0f00 	cmp.w	fp, #0
    31dc:	d006      	beq.n	31ec <CFastLED::show(unsigned char)+0x84>
                          uint32_t work = (((uint32_t)cc)+1) * (((uint32_t)ct)+1) * scale;
    31de:	fb0a 3303 	mla	r3, sl, r3, r3
    31e2:	fb07 f303 	mul.w	r3, r7, r3
                          work /= 0x10000L;
                          adj.raw[i] = work & 0xFF;
    31e6:	0c1b      	lsrs	r3, r3, #16
    31e8:	f88e 3000 	strb.w	r3, [lr]
              return CRGB(scale,scale,scale);
      #else
              CRGB adj(0,0,0);

              if(scale > 0) {
                  for(uint8_t i = 0; i < 3; i++) {
    31ec:	4584      	cmp	ip, r0
    31ee:	f10e 0e01 	add.w	lr, lr, #1
    31f2:	d1e8      	bne.n	31c6 <CFastLED::show(unsigned char)+0x5e>
        showColor(data, nLeds, getAdjustment(brightness));
    }

    /// show function using the "attached to this controller" led data
    void showLeds(uint8_t brightness=255) {
        show(m_Data, m_nLeds, getAdjustment(brightness));
    31f4:	4620      	mov	r0, r4
    31f6:	ab01      	add	r3, sp, #4
    31f8:	47c8      	blx	r9

    /// Reference to the n'th item in the controller
    CRGB &operator[](int x) { return m_Data[x]; }

	/// set the dithering mode for this controller to use
    inline CLEDController & setDither(uint8_t ditherMode = BINARY_DITHER) { m_DitherMode = ditherMode; return *this; }
    31fa:	f884 8012 	strb.w	r8, [r4, #18]
    31fe:	68a4      	ldr	r4, [r4, #8]
	if(m_pPowerFunc) {
		scale = (*m_pPowerFunc)(scale, m_nPowerData);
	}

	CLEDController *pCur = CLEDController::head();
	while(pCur) {
    3200:	2c00      	cmp	r4, #0
    3202:	d1c8      	bne.n	3196 <CFastLED::show(unsigned char)+0x2e>

void CFastLED::countFPS(int nFrames) {
  static int br = 0;
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
    3204:	4912      	ldr	r1, [pc, #72]	; (3250 <CFastLED::show(unsigned char)+0xe8>)
    3206:	6808      	ldr	r0, [r1, #0]
    3208:	1c43      	adds	r3, r0, #1
    320a:	2818      	cmp	r0, #24
    320c:	600b      	str	r3, [r1, #0]
    320e:	dd0f      	ble.n	3230 <CFastLED::show(unsigned char)+0xc8>
    3210:	4d10      	ldr	r5, [pc, #64]	; (3254 <CFastLED::show(unsigned char)+0xec>)
		uint32_t now = millis();
		now -= lastframe;
		m_nFPS = (br * 1000) / now;
    3212:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  static int br = 0;
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
		uint32_t now = millis();
		now -= lastframe;
    3216:	4c10      	ldr	r4, [pc, #64]	; (3258 <CFastLED::show(unsigned char)+0xf0>)
		m_nFPS = (br * 1000) / now;
    br = 0;
    3218:	2700      	movs	r7, #0
    321a:	6828      	ldr	r0, [r5, #0]
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
		uint32_t now = millis();
		now -= lastframe;
		m_nFPS = (br * 1000) / now;
    321c:	fb02 f203 	mul.w	r2, r2, r3
    3220:	6823      	ldr	r3, [r4, #0]
    3222:	682d      	ldr	r5, [r5, #0]
    3224:	1ac3      	subs	r3, r0, r3
    br = 0;
    3226:	600f      	str	r7, [r1, #0]
    lastframe = millis();
    3228:	6025      	str	r5, [r4, #0]
  static uint32_t lastframe = 0; // millis();

  if(br++ >= nFrames) {
		uint32_t now = millis();
		now -= lastframe;
		m_nFPS = (br * 1000) / now;
    322a:	fbb2 f3f3 	udiv	r3, r2, r3
    322e:	8073      	strh	r3, [r6, #2]
		pCur->showLeds(scale);
		pCur->setDither(d);
		pCur = pCur->next();
	}
	countFPS();
}
    3230:	b003      	add	sp, #12
    3232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return *pLed;
}

void CFastLED::show(uint8_t scale) {
	// guard against showing too rapidly
	while(m_nMinMicros && ((micros()-lastshow) < m_nMinMicros));
    3236:	f000 fa7f 	bl	3738 <micros>
    323a:	6822      	ldr	r2, [r4, #0]
    323c:	6873      	ldr	r3, [r6, #4]
    323e:	1a80      	subs	r0, r0, r2
    3240:	4298      	cmp	r0, r3
    3242:	d398      	bcc.n	3176 <CFastLED::show(unsigned char)+0xe>
    3244:	e799      	b.n	317a <CFastLED::show(unsigned char)+0x12>
    3246:	bf00      	nop
    3248:	20006b38 	.word	0x20006b38
    324c:	20006b30 	.word	0x20006b30
    3250:	20006b34 	.word	0x20006b34
    3254:	20006b4c 	.word	0x20006b4c
    3258:	20006b3c 	.word	0x20006b3c

0000325c <_GLOBAL__sub_I_pSmartMatrix>:
// uint32_t CRGB::Squant = ((uint32_t)((__TIME__[4]-'0') * 28))<<16 | ((__TIME__[6]-'0')*50)<<8 | ((__TIME__[7]-'0')*28);

CFastLED::CFastLED() {
	// clear out the array of led controllers
	// m_nControllers = 0;
	m_Scale = 255;
    325c:	4b04      	ldr	r3, [pc, #16]	; (3270 <_GLOBAL__sub_I_pSmartMatrix+0x14>)
	m_nFPS = 0;
    325e:	2200      	movs	r2, #0
// uint32_t CRGB::Squant = ((uint32_t)((__TIME__[4]-'0') * 28))<<16 | ((__TIME__[6]-'0')*50)<<8 | ((__TIME__[7]-'0')*28);

CFastLED::CFastLED() {
	// clear out the array of led controllers
	// m_nControllers = 0;
	m_Scale = 255;
    3260:	20ff      	movs	r0, #255	; 0xff
	m_nFPS = 0;
	m_pPowerFunc = NULL;
	m_nPowerData = 0xFFFFFFFF;
    3262:	f04f 31ff 	mov.w	r1, #4294967295

CFastLED::CFastLED() {
	// clear out the array of led controllers
	// m_nControllers = 0;
	m_Scale = 255;
	m_nFPS = 0;
    3266:	805a      	strh	r2, [r3, #2]
// uint32_t CRGB::Squant = ((uint32_t)((__TIME__[4]-'0') * 28))<<16 | ((__TIME__[6]-'0')*50)<<8 | ((__TIME__[7]-'0')*28);

CFastLED::CFastLED() {
	// clear out the array of led controllers
	// m_nControllers = 0;
	m_Scale = 255;
    3268:	7018      	strb	r0, [r3, #0]
	m_nFPS = 0;
	m_pPowerFunc = NULL;
	m_nPowerData = 0xFFFFFFFF;
    326a:	6099      	str	r1, [r3, #8]
CFastLED::CFastLED() {
	// clear out the array of led controllers
	// m_nControllers = 0;
	m_Scale = 255;
	m_nFPS = 0;
	m_pPowerFunc = NULL;
    326c:	60da      	str	r2, [r3, #12]
    326e:	4770      	bx	lr
    3270:	20006b20 	.word	0x20006b20

00003274 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
    3274:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
    3276:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
    327a:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
    327e:	d16d      	bne.n	335c <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
    3280:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
    3282:	d341      	bcc.n	3308 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    3284:	f851 3b04 	ldr.w	r3, [r1], #4
    3288:	f840 3b04 	str.w	r3, [r0], #4
    328c:	f851 3b04 	ldr.w	r3, [r1], #4
    3290:	f840 3b04 	str.w	r3, [r0], #4
    3294:	f851 3b04 	ldr.w	r3, [r1], #4
    3298:	f840 3b04 	str.w	r3, [r0], #4
    329c:	f851 3b04 	ldr.w	r3, [r1], #4
    32a0:	f840 3b04 	str.w	r3, [r0], #4
    32a4:	f851 3b04 	ldr.w	r3, [r1], #4
    32a8:	f840 3b04 	str.w	r3, [r0], #4
    32ac:	f851 3b04 	ldr.w	r3, [r1], #4
    32b0:	f840 3b04 	str.w	r3, [r0], #4
    32b4:	f851 3b04 	ldr.w	r3, [r1], #4
    32b8:	f840 3b04 	str.w	r3, [r0], #4
    32bc:	f851 3b04 	ldr.w	r3, [r1], #4
    32c0:	f840 3b04 	str.w	r3, [r0], #4
    32c4:	f851 3b04 	ldr.w	r3, [r1], #4
    32c8:	f840 3b04 	str.w	r3, [r0], #4
    32cc:	f851 3b04 	ldr.w	r3, [r1], #4
    32d0:	f840 3b04 	str.w	r3, [r0], #4
    32d4:	f851 3b04 	ldr.w	r3, [r1], #4
    32d8:	f840 3b04 	str.w	r3, [r0], #4
    32dc:	f851 3b04 	ldr.w	r3, [r1], #4
    32e0:	f840 3b04 	str.w	r3, [r0], #4
    32e4:	f851 3b04 	ldr.w	r3, [r1], #4
    32e8:	f840 3b04 	str.w	r3, [r0], #4
    32ec:	f851 3b04 	ldr.w	r3, [r1], #4
    32f0:	f840 3b04 	str.w	r3, [r0], #4
    32f4:	f851 3b04 	ldr.w	r3, [r1], #4
    32f8:	f840 3b04 	str.w	r3, [r0], #4
    32fc:	f851 3b04 	ldr.w	r3, [r1], #4
    3300:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
    3304:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
    3306:	d2bd      	bcs.n	3284 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
    3308:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
    330a:	d311      	bcc.n	3330 <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    330c:	f851 3b04 	ldr.w	r3, [r1], #4
    3310:	f840 3b04 	str.w	r3, [r0], #4
    3314:	f851 3b04 	ldr.w	r3, [r1], #4
    3318:	f840 3b04 	str.w	r3, [r0], #4
    331c:	f851 3b04 	ldr.w	r3, [r1], #4
    3320:	f840 3b04 	str.w	r3, [r0], #4
    3324:	f851 3b04 	ldr.w	r3, [r1], #4
    3328:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
    332c:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
    332e:	d2ed      	bcs.n	330c <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
    3330:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
    3332:	d305      	bcc.n	3340 <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
    3334:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
    3338:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
    333c:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
    333e:	d2f9      	bcs.n	3334 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
    3340:	3204      	adds	r2, #4
	beq	.Ldone
    3342:	d008      	beq.n	3356 <memcpy+0xe2>

	lsls	r2, r2, #31
    3344:	07d2      	lsls	r2, r2, #31
	itt ne
    3346:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    3348:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    334c:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
    3350:	d301      	bcc.n	3356 <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
    3352:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
    3354:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    3356:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    3358:	4770      	bx	lr
    335a:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
    335c:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
    335e:	d313      	bcc.n	3388 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
    3360:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
    3362:	d08d      	beq.n	3280 <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
    3364:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
    3368:	d08a      	beq.n	3280 <memcpy+0xc>

	rsb	r3, #4
    336a:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
    336e:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
    3370:	07db      	lsls	r3, r3, #31
	itt ne
    3372:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    3374:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    3378:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
    337c:	d380      	bcc.n	3280 <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
    337e:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
    3382:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
    3386:	e77b      	b.n	3280 <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
    3388:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
    338a:	d3d9      	bcc.n	3340 <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
    338c:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
    338e:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
    3392:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
    3396:	d2f9      	bcs.n	338c <memcpy+0x118>

	ldrb	r3, [r1]
    3398:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
    339a:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
    339c:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
    339e:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
    33a0:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
    33a2:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    33a4:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    33a6:	4770      	bx	lr

000033a8 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    33a8:	4a96      	ldr	r2, [pc, #600]	; (3604 <set_arm_clock+0x25c>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    33aa:	4b97      	ldr	r3, [pc, #604]	; (3608 <set_arm_clock+0x260>)
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    33ac:	4290      	cmp	r0, r2
//  CCM_CBCMR  PERIPH2_CLK_SEL
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
    33ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;
    33b2:	4c96      	ldr	r4, [pc, #600]	; (360c <set_arm_clock+0x264>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    33b4:	f8d3 e014 	ldr.w	lr, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
    33b8:	6999      	ldr	r1, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
    33ba:	68e6      	ldr	r6, [r4, #12]

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    33bc:	d91c      	bls.n	33f8 <set_arm_clock+0x50>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
    33be:	4b94      	ldr	r3, [pc, #592]	; (3610 <set_arm_clock+0x268>)
    33c0:	4298      	cmp	r0, r3
    33c2:	f240 8115 	bls.w	35f0 <set_arm_clock+0x248>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    33c6:	4b93      	ldr	r3, [pc, #588]	; (3614 <set_arm_clock+0x26c>)
    33c8:	f240 6527 	movw	r5, #1575	; 0x627
    33cc:	4f92      	ldr	r7, [pc, #584]	; (3618 <set_arm_clock+0x270>)
    33ce:	4403      	add	r3, r0
    33d0:	4c92      	ldr	r4, [pc, #584]	; (361c <set_arm_clock+0x274>)
    33d2:	0a1a      	lsrs	r2, r3, #8
    33d4:	fba7 3202 	umull	r3, r2, r7, r2
    33d8:	09d3      	lsrs	r3, r2, #7
    33da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    33de:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    33e2:	f202 43e2 	addw	r3, r2, #1250	; 0x4e2
    33e6:	42ab      	cmp	r3, r5
    33e8:	bf28      	it	cs
    33ea:	462b      	movcs	r3, r5
    33ec:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
    33f0:	fba4 3503 	umull	r3, r5, r4, r3
    33f4:	08ed      	lsrs	r5, r5, #3
    33f6:	e004      	b.n	3402 <set_arm_clock+0x5a>
			if (voltage > OVERCLOCK_MAX_VOLT) voltage = OVERCLOCK_MAX_VOLT;
		}
#endif
	} else if (frequency <= 24000000) {
    33f8:	4d89      	ldr	r5, [pc, #548]	; (3620 <set_arm_clock+0x278>)
    33fa:	42a8      	cmp	r0, r5
    33fc:	bf94      	ite	ls
    33fe:	2506      	movls	r5, #6
    3400:	250e      	movhi	r5, #14
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    3402:	4a81      	ldr	r2, [pc, #516]	; (3608 <set_arm_clock+0x260>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    3404:	f006 071f 	and.w	r7, r6, #31
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    3408:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    340c:	42af      	cmp	r7, r5
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    340e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
    3412:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    3416:	d20a      	bcs.n	342e <set_arm_clock+0x86>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    3418:	4b7c      	ldr	r3, [pc, #496]	; (360c <set_arm_clock+0x264>)

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    341a:	f026 061f 	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    341e:	461a      	mov	r2, r3
	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    3420:	432e      	orrs	r6, r5
		DCDC_REG3 = dcdc;
    3422:	60de      	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    3424:	6813      	ldr	r3, [r2, #0]
    3426:	2b00      	cmp	r3, #0
    3428:	dafc      	bge.n	3424 <set_arm_clock+0x7c>
    342a:	f006 071f 	and.w	r7, r6, #31
	}

	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
    342e:	f01e 7300 	ands.w	r3, lr, #33554432	; 0x2000000
    3432:	d131      	bne.n	3498 <set_arm_clock+0xf0>
		printf("need to switch to alternate clock during reconfigure of ARM PLL\n");
		const uint32_t need1s = CCM_ANALOG_PLL_USB1_ENABLE | CCM_ANALOG_PLL_USB1_POWER |
			CCM_ANALOG_PLL_USB1_LOCK | CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
		uint32_t sel, div;
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
    3434:	4c7b      	ldr	r4, [pc, #492]	; (3624 <set_arm_clock+0x27c>)
    3436:	4a7c      	ldr	r2, [pc, #496]	; (3628 <set_arm_clock+0x280>)
    3438:	f8d4 c010 	ldr.w	ip, [r4, #16]
    343c:	4614      	mov	r4, r2
    343e:	ea0c 0202 	and.w	r2, ip, r2
    3442:	42a2      	cmp	r2, r4
    3444:	bf0a      	itet	eq
    3446:	f04f 53c0 	moveq.w	r3, #402653184	; 0x18000000
    344a:	f44f 5280 	movne.w	r2, #4096	; 0x1000
    344e:	2200      	moveq	r2, #0
		} else {
			printf("USB PLL is off, use 24 MHz crystal\n");
			sel = 1;
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    3450:	ea8e 0403 	eor.w	r4, lr, r3
    3454:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
    3458:	d008      	beq.n	346c <set_arm_clock+0xc4>
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
    345a:	f02e 5e60 	bic.w	lr, lr, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    345e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
			CCM_CBCDR = cbcdr;
    3462:	4c69      	ldr	r4, [pc, #420]	; (3608 <set_arm_clock+0x260>)
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    3464:	ea43 0e0e 	orr.w	lr, r3, lr
			CCM_CBCDR = cbcdr;
    3468:	f8c4 e014 	str.w	lr, [r4, #20]
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    346c:	ea81 0302 	eor.w	r3, r1, r2
    3470:	f413 5f40 	tst.w	r3, #12288	; 0x3000
    3474:	d008      	beq.n	3488 <set_arm_clock+0xe0>
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
    3476:	4b64      	ldr	r3, [pc, #400]	; (3608 <set_arm_clock+0x260>)
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
			CCM_CBCDR = cbcdr;
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
    3478:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
    347c:	4311      	orrs	r1, r2
			CCM_CBCMR = cbcmr;
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    347e:	461a      	mov	r2, r3
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
    3480:	6199      	str	r1, [r3, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    3482:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3484:	071c      	lsls	r4, r3, #28
    3486:	d4fc      	bmi.n	3482 <set_arm_clock+0xda>
		}
		// switch over to PERIPH_CLK2
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
    3488:	f04e 7e00 	orr.w	lr, lr, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
    348c:	4a5e      	ldr	r2, [pc, #376]	; (3608 <set_arm_clock+0x260>)
    348e:	f8c2 e014 	str.w	lr, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    3492:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3494:	0699      	lsls	r1, r3, #26
    3496:	d4fc      	bmi.n	3492 <set_arm_clock+0xea>

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
    3498:	2101      	movs	r1, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    349a:	4c64      	ldr	r4, [pc, #400]	; (362c <set_arm_clock+0x284>)
	}

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
    349c:	460a      	mov	r2, r1
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
    349e:	fb01 f302 	mul.w	r3, r1, r2
    34a2:	fb00 f303 	mul.w	r3, r0, r3
    34a6:	42a3      	cmp	r3, r4
    34a8:	d809      	bhi.n	34be <set_arm_clock+0x116>
		if (div_arm < 8) {
    34aa:	2a07      	cmp	r2, #7
    34ac:	f200 8095 	bhi.w	35da <set_arm_clock+0x232>
			div_arm = div_arm + 1;
    34b0:	3201      	adds	r2, #1
	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
    34b2:	fb01 f302 	mul.w	r3, r1, r2
    34b6:	fb00 f303 	mul.w	r3, r0, r3
    34ba:	42a3      	cmp	r3, r4
    34bc:	d9f5      	bls.n	34aa <set_arm_clock+0x102>
			} else {
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    34be:	485c      	ldr	r0, [pc, #368]	; (3630 <set_arm_clock+0x288>)
    34c0:	4c5c      	ldr	r4, [pc, #368]	; (3634 <set_arm_clock+0x28c>)
    34c2:	4418      	add	r0, r3
    34c4:	fba4 0300 	umull	r0, r3, r4, r0
    34c8:	0d1b      	lsrs	r3, r3, #20
	if (mult > 108) mult = 108;
    34ca:	2b6c      	cmp	r3, #108	; 0x6c
    34cc:	f200 808b 	bhi.w	35e6 <set_arm_clock+0x23e>
	if (mult < 54) mult = 54;
    34d0:	2b35      	cmp	r3, #53	; 0x35
    34d2:	f200 808f 	bhi.w	35f4 <set_arm_clock+0x24c>
    34d6:	f8df 8188 	ldr.w	r8, [pc, #392]	; 3660 <set_arm_clock+0x2b8>
    34da:	2336      	movs	r3, #54	; 0x36
    34dc:	4856      	ldr	r0, [pc, #344]	; (3638 <set_arm_clock+0x290>)

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    34de:	f8df c144 	ldr.w	ip, [pc, #324]	; 3624 <set_arm_clock+0x27c>
    34e2:	4c56      	ldr	r4, [pc, #344]	; (363c <set_arm_clock+0x294>)
    34e4:	f8dc 9000 	ldr.w	r9, [ip]
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
    34e8:	fbb0 f0f2 	udiv	r0, r0, r2

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    34ec:	ea09 0404 	and.w	r4, r9, r4
    34f0:	4544      	cmp	r4, r8
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
    34f2:	fbb0 f0f1 	udiv	r0, r0, r1

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    34f6:	d00b      	beq.n	3510 <set_arm_clock+0x168>
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
    34f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    34fc:	f44f 5880 	mov.w	r8, #4096	; 0x1000
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    3500:	4664      	mov	r4, ip
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    3502:	f8cc 8000 	str.w	r8, [ip]
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
    3506:	f8cc 3000 	str.w	r3, [ip]
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    350a:	6823      	ldr	r3, [r4, #0]
    350c:	2b00      	cmp	r3, #0
    350e:	dafc      	bge.n	350a <set_arm_clock+0x162>
		printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
    3510:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 3608 <set_arm_clock+0x260>
    3514:	3a01      	subs	r2, #1
    3516:	f8dc 3010 	ldr.w	r3, [ip, #16]
    351a:	f003 0307 	and.w	r3, r3, #7
    351e:	4293      	cmp	r3, r2
    3520:	d007      	beq.n	3532 <set_arm_clock+0x18a>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    3522:	f002 0207 	and.w	r2, r2, #7
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    3526:	4664      	mov	r4, ip
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    3528:	f8cc 2010 	str.w	r2, [ip, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    352c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    352e:	03db      	lsls	r3, r3, #15
    3530:	d4fc      	bmi.n	352c <set_arm_clock+0x184>
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    3532:	3901      	subs	r1, #1
    3534:	0289      	lsls	r1, r1, #10
    3536:	ea8e 0301 	eor.w	r3, lr, r1
    353a:	f413 5fe0 	tst.w	r3, #7168	; 0x1c00
    353e:	d00c      	beq.n	355a <set_arm_clock+0x1b2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
		CCM_CBCDR = cbcdr;
    3540:	4b31      	ldr	r3, [pc, #196]	; (3608 <set_arm_clock+0x260>)
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
    3542:	f42e 5ee0 	bic.w	lr, lr, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    3546:	f401 51e0 	and.w	r1, r1, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    354a:	461a      	mov	r2, r3
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    354c:	ea41 0e0e 	orr.w	lr, r1, lr
		CCM_CBCDR = cbcdr;
    3550:	f8c3 e014 	str.w	lr, [r3, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    3554:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3556:	0799      	lsls	r1, r3, #30
    3558:	d4fc      	bmi.n	3554 <set_arm_clock+0x1ac>
	}

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    355a:	4b39      	ldr	r3, [pc, #228]	; (3640 <set_arm_clock+0x298>)
    355c:	4939      	ldr	r1, [pc, #228]	; (3644 <set_arm_clock+0x29c>)
    355e:	4403      	add	r3, r0
    3560:	09db      	lsrs	r3, r3, #7
    3562:	fba1 3103 	umull	r3, r1, r1, r3
    3566:	0b09      	lsrs	r1, r1, #12
    3568:	2904      	cmp	r1, #4
    356a:	bf28      	it	cs
    356c:	2104      	movcs	r1, #4
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
    356e:	1e4b      	subs	r3, r1, #1
    3570:	021b      	lsls	r3, r3, #8
    3572:	ea8e 0203 	eor.w	r2, lr, r3
    3576:	f412 7f40 	tst.w	r2, #768	; 0x300
    357a:	d007      	beq.n	358c <set_arm_clock+0x1e4>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
    357c:	f42e 7e40 	bic.w	lr, lr, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    3580:	f403 7340 	and.w	r3, r3, #768	; 0x300
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
    3584:	4a20      	ldr	r2, [pc, #128]	; (3608 <set_arm_clock+0x260>)

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    3586:	ea43 030e 	orr.w	r3, r3, lr
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
    358a:	6153      	str	r3, [r2, #20]
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    358c:	4b1e      	ldr	r3, [pc, #120]	; (3608 <set_arm_clock+0x260>)
    358e:	695c      	ldr	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    3590:	461a      	mov	r2, r3
		CCM_CBCDR = cbcdr;
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    3592:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
    3596:	615c      	str	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    3598:	6c93      	ldr	r3, [r2, #72]	; 0x48
    359a:	069b      	lsls	r3, r3, #26
    359c:	d4fc      	bmi.n	3598 <set_arm_clock+0x1f0>

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    359e:	4b2a      	ldr	r3, [pc, #168]	; (3648 <set_arm_clock+0x2a0>)
    35a0:	f04f 32ff 	mov.w	r2, #4294967295
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
    35a4:	4c29      	ldr	r4, [pc, #164]	; (364c <set_arm_clock+0x2a4>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    35a6:	42bd      	cmp	r5, r7
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    35a8:	fba3 e300 	umull	lr, r3, r3, r0
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
    35ac:	6020      	str	r0, [r4, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    35ae:	ea4f 4393 	mov.w	r3, r3, lsr #18
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    35b2:	4c27      	ldr	r4, [pc, #156]	; (3650 <set_arm_clock+0x2a8>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    35b4:	fbb2 f3f3 	udiv	r3, r2, r3
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    35b8:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    35bc:	4a25      	ldr	r2, [pc, #148]	; (3654 <set_arm_clock+0x2ac>)
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    35be:	6021      	str	r1, [r4, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    35c0:	6013      	str	r3, [r2, #0]

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    35c2:	d208      	bcs.n	35d6 <set_arm_clock+0x22e>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    35c4:	4b11      	ldr	r3, [pc, #68]	; (360c <set_arm_clock+0x264>)
	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    35c6:	f026 061f 	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    35ca:	461a      	mov	r2, r3

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    35cc:	432e      	orrs	r6, r5
		DCDC_REG3 = dcdc;
    35ce:	60de      	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    35d0:	6813      	ldr	r3, [r2, #0]
    35d2:	2b00      	cmp	r3, #0
    35d4:	dafc      	bge.n	35d0 <set_arm_clock+0x228>
	}

	return frequency;
}
    35d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
		if (div_arm < 8) {
			div_arm = div_arm + 1;
		} else {
			if (div_ahb < 5) {
    35da:	2904      	cmp	r1, #4
    35dc:	f63f af6f 	bhi.w	34be <set_arm_clock+0x116>
				div_ahb = div_ahb + 1;
    35e0:	3101      	adds	r1, #1
				div_arm = 1;
    35e2:	2201      	movs	r2, #1
    35e4:	e75b      	b.n	349e <set_arm_clock+0xf6>
    35e6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 3664 <set_arm_clock+0x2bc>
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
    35ea:	236c      	movs	r3, #108	; 0x6c
    35ec:	481a      	ldr	r0, [pc, #104]	; (3658 <set_arm_clock+0x2b0>)
    35ee:	e776      	b.n	34de <set_arm_clock+0x136>
    35f0:	2512      	movs	r5, #18
    35f2:	e706      	b.n	3402 <set_arm_clock+0x5a>
    35f4:	4819      	ldr	r0, [pc, #100]	; (365c <set_arm_clock+0x2b4>)
    35f6:	f8df 8070 	ldr.w	r8, [pc, #112]	; 3668 <set_arm_clock+0x2c0>
    35fa:	fb00 f003 	mul.w	r0, r0, r3
    35fe:	ea43 0808 	orr.w	r8, r3, r8
    3602:	e76c      	b.n	34de <set_arm_clock+0x136>
    3604:	1f78a400 	.word	0x1f78a400
    3608:	400fc000 	.word	0x400fc000
    360c:	40080000 	.word	0x40080000
    3610:	23c34600 	.word	0x23c34600
    3614:	dc3cba00 	.word	0xdc3cba00
    3618:	004cb223 	.word	0x004cb223
    361c:	51eb851f 	.word	0x51eb851f
    3620:	016e3600 	.word	0x016e3600
    3624:	400d8000 	.word	0x400d8000
    3628:	80003040 	.word	0x80003040
    362c:	269fb1ff 	.word	0x269fb1ff
    3630:	005b8d80 	.word	0x005b8d80
    3634:	165e9f81 	.word	0x165e9f81
    3638:	269fb200 	.word	0x269fb200
    363c:	8001307f 	.word	0x8001307f
    3640:	08f0d17f 	.word	0x08f0d17f
    3644:	00e5109f 	.word	0x00e5109f
    3648:	431bde83 	.word	0x431bde83
    364c:	200045d4 	.word	0x200045d4
    3650:	200045d0 	.word	0x200045d0
    3654:	20006b48 	.word	0x20006b48
    3658:	4d3f6400 	.word	0x4d3f6400
    365c:	00b71b00 	.word	0x00b71b00
    3660:	80002036 	.word	0x80002036
    3664:	8000206c 	.word	0x8000206c
    3668:	80002000 	.word	0x80002000

0000366c <delay>:

void delay(uint32_t msec)
{
	uint32_t start;

	if (msec == 0) return;
    366c:	2800      	cmp	r0, #0
    366e:	d057      	beq.n	3720 <delay+0xb4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    3670:	2201      	movs	r2, #1
{

}*/

void delay(uint32_t msec)
{
    3672:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3676:	b085      	sub	sp, #20
    3678:	4683      	mov	fp, r0
    367a:	4c2a      	ldr	r4, [pc, #168]	; (3724 <delay+0xb8>)
    367c:	4d2a      	ldr	r5, [pc, #168]	; (3728 <delay+0xbc>)
    367e:	4e2b      	ldr	r6, [pc, #172]	; (372c <delay+0xc0>)
    3680:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    3684:	e854 3f00 	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
    3688:	6828      	ldr	r0, [r5, #0]
		scc = systick_cycle_count;
    368a:	6833      	ldr	r3, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    368c:	e844 2100 	strex	r1, r2, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    3690:	2900      	cmp	r1, #0
    3692:	d1f7      	bne.n	3684 <delay+0x18>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    3694:	4f26      	ldr	r7, [pc, #152]	; (3730 <delay+0xc4>)
    3696:	e9cd 8902 	strd	r8, r9, [sp, #8]
    369a:	683a      	ldr	r2, [r7, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
    369c:	1ad3      	subs	r3, r2, r3
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    369e:	4a25      	ldr	r2, [pc, #148]	; (3734 <delay+0xc8>)
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
    36a0:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    36a4:	9701      	str	r7, [sp, #4]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36a6:	6812      	ldr	r2, [r2, #0]
    36a8:	2701      	movs	r7, #1
    36aa:	fba3 2302 	umull	r2, r3, r3, r2
	if (frac > 1000) frac = 1000;
    36ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36b2:	4698      	mov	r8, r3
	if (frac > 1000) frac = 1000;
    36b4:	2300      	movs	r3, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36b6:	428b      	cmp	r3, r1
    36b8:	bf08      	it	eq
    36ba:	4542      	cmpeq	r2, r8
    36bc:	bf2c      	ite	cs
    36be:	46c2      	movcs	sl, r8
    36c0:	46f2      	movcc	sl, lr
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
    36c2:	fb0e aa00 	mla	sl, lr, r0, sl
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    36c6:	e854 3f00 	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
    36ca:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
    36cc:	6831      	ldr	r1, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    36ce:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    36d2:	2b00      	cmp	r3, #0
    36d4:	d1f7      	bne.n	36c6 <delay+0x5a>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    36d6:	9801      	ldr	r0, [sp, #4]
    36d8:	6800      	ldr	r0, [r0, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
    36da:	1a41      	subs	r1, r0, r1
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36dc:	4815      	ldr	r0, [pc, #84]	; (3734 <delay+0xc8>)
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    36de:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36e2:	6800      	ldr	r0, [r0, #0]
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    36e4:	fb0e f202 	mul.w	r2, lr, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36e8:	fba1 0100 	umull	r0, r1, r1, r0
	if (frac > 1000) frac = 1000;
    36ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    36f0:	ebca 0202 	rsb	r2, sl, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36f4:	4688      	mov	r8, r1
	if (frac > 1000) frac = 1000;
    36f6:	2100      	movs	r1, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    36f8:	4299      	cmp	r1, r3
    36fa:	bf08      	it	eq
    36fc:	4540      	cmpeq	r0, r8
    36fe:	bf2c      	ite	cs
    3700:	4643      	movcs	r3, r8
    3702:	4673      	movcc	r3, lr
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    3704:	441a      	add	r2, r3
    3706:	4572      	cmp	r2, lr
    3708:	d307      	bcc.n	371a <delay+0xae>
			if (--msec == 0) return;
    370a:	f1bb 0b01 	subs.w	fp, fp, #1
			start += 1000;
    370e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
    3712:	d1d8      	bne.n	36c6 <delay+0x5a>
			start += 1000;
		}
		yield();
	}
	// TODO...
}
    3714:	b005      	add	sp, #20
    3716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
			start += 1000;
		}
		yield();
    371a:	f001 fde5 	bl	52e8 <yield>
	}
    371e:	e7d2      	b.n	36c6 <delay+0x5a>
    3720:	4770      	bx	lr
    3722:	bf00      	nop
    3724:	20006e7c 	.word	0x20006e7c
    3728:	20006b4c 	.word	0x20006b4c
    372c:	20006b44 	.word	0x20006b44
    3730:	e0001004 	.word	0xe0001004
    3734:	20006b48 	.word	0x20006b48

00003738 <micros>:
	// TODO...
}

uint32_t micros(void)
{
    3738:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
    373c:	4a12      	ldr	r2, [pc, #72]	; (3788 <micros+0x50>)
    373e:	2601      	movs	r6, #1
    3740:	4d12      	ldr	r5, [pc, #72]	; (378c <micros+0x54>)
    3742:	4c13      	ldr	r4, [pc, #76]	; (3790 <micros+0x58>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    3744:	e852 3f00 	ldrex	r3, [r2]
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
    3748:	6829      	ldr	r1, [r5, #0]
		scc = systick_cycle_count;
    374a:	6820      	ldr	r0, [r4, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    374c:	e842 6300 	strex	r3, r6, [r2]
	} while ( __STREXW(1, &systick_safe_read));
    3750:	2b00      	cmp	r3, #0
    3752:	d1f7      	bne.n	3744 <micros+0xc>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    3754:	4a0f      	ldr	r2, [pc, #60]	; (3794 <micros+0x5c>)
    3756:	6816      	ldr	r6, [r2, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3758:	4f0f      	ldr	r7, [pc, #60]	; (3798 <micros+0x60>)
		smc = systick_millis_count;
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
    375a:	1a32      	subs	r2, r6, r0
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
    375c:	f04f 0900 	mov.w	r9, #0
    3760:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3764:	683e      	ldr	r6, [r7, #0]
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
    3766:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    376a:	4599      	cmp	r9, r3
    376c:	fba2 6706 	umull	r6, r7, r2, r6
    3770:	bf08      	it	eq
    3772:	45b8      	cmpeq	r8, r7
    3774:	463c      	mov	r4, r7
    3776:	bf2c      	ite	cs
    3778:	463c      	movcs	r4, r7
    377a:	4604      	movcc	r4, r0
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
    377c:	fb00 4001 	mla	r0, r0, r1, r4
    3780:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
    3784:	4770      	bx	lr
    3786:	bf00      	nop
    3788:	20006e7c 	.word	0x20006e7c
    378c:	20006b4c 	.word	0x20006b4c
    3790:	20006b44 	.word	0x20006b44
    3794:	e0001004 	.word	0xe0001004
    3798:	20006b48 	.word	0x20006b48

0000379c <digitalWrite.part.0>:
{
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
    379c:	0100      	lsls	r0, r0, #4
    379e:	4b0f      	ldr	r3, [pc, #60]	; (37dc <digitalWrite.part.0+0x40>)
    37a0:	181a      	adds	r2, r3, r0
	pinmode = *(p->reg + 1);
    37a2:	581b      	ldr	r3, [r3, r0]
	{&CORE_PIN53_PORTREG, &CORE_PIN53_CONFIG, &CORE_PIN53_PADCONFIG, CORE_PIN53_BITMASK},
	{&CORE_PIN54_PORTREG, &CORE_PIN54_CONFIG, &CORE_PIN54_PADCONFIG, CORE_PIN54_BITMASK},
#endif
};

void digitalWrite(uint8_t pin, uint8_t val)
    37a4:	b410      	push	{r4}
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	pinmode = *(p->reg + 1);
	mask = p->mask;
    37a6:	68d0      	ldr	r0, [r2, #12]
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	pinmode = *(p->reg + 1);
    37a8:	685c      	ldr	r4, [r3, #4]
	mask = p->mask;
	if (pinmode & mask) {
    37aa:	4204      	tst	r4, r0
    37ac:	d005      	beq.n	37ba <digitalWrite.part.0+0x1e>
		// pin is configured for output mode
		if (val) {
    37ae:	b159      	cbz	r1, 37c8 <digitalWrite.part.0+0x2c>
			*(p->reg + 0x21) = mask; // set register
    37b0:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		}
	}
}
    37b4:	f85d 4b04 	ldr.w	r4, [sp], #4
    37b8:	4770      	bx	lr
		}
	} else {
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
    37ba:	6893      	ldr	r3, [r2, #8]
			*(p->reg + 0x22) = mask; // clear register
		}
	} else {
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
    37bc:	b949      	cbnz	r1, 37d2 <digitalWrite.part.0+0x36>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
    37be:	4a08      	ldr	r2, [pc, #32]	; (37e0 <digitalWrite.part.0+0x44>)
		}
	}
}
    37c0:	f85d 4b04 	ldr.w	r4, [sp], #4
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
    37c4:	601a      	str	r2, [r3, #0]
		}
	}
}
    37c6:	4770      	bx	lr
	if (pinmode & mask) {
		// pin is configured for output mode
		if (val) {
			*(p->reg + 0x21) = mask; // set register
		} else {
			*(p->reg + 0x22) = mask; // clear register
    37c8:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		}
	}
}
    37cc:	f85d 4b04 	ldr.w	r4, [sp], #4
    37d0:	4770      	bx	lr
		}
	} else {
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
    37d2:	4a04      	ldr	r2, [pc, #16]	; (37e4 <digitalWrite.part.0+0x48>)
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		}
	}
}
    37d4:	f85d 4b04 	ldr.w	r4, [sp], #4
		}
	} else {
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
    37d8:	601a      	str	r2, [r3, #0]
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		}
	}
}
    37da:	4770      	bx	lr
    37dc:	200009e8 	.word	0x200009e8
    37e0:	00013038 	.word	0x00013038
    37e4:	0001f038 	.word	0x0001f038

000037e8 <digitalWrite>:
void digitalWrite(uint8_t pin, uint8_t val)
{
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
    37e8:	2827      	cmp	r0, #39	; 0x27
    37ea:	d801      	bhi.n	37f0 <digitalWrite+0x8>
    37ec:	f7ff bfd6 	b.w	379c <digitalWrite.part.0>
    37f0:	4770      	bx	lr
    37f2:	bf00      	nop

000037f4 <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    37f4:	48a4      	ldr	r0, [pc, #656]	; (3a88 <pwm_init+0x294>)
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    37f6:	f04f 0c0f 	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    37fa:	4ba4      	ldr	r3, [pc, #656]	; (3a8c <pwm_init+0x298>)
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    37fc:	6f82      	ldr	r2, [r0, #120]	; 0x78
    37fe:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
			TMR_CTRL_LENGTH | TMR_CTRL_OUTMODE(6);
	}
}

void pwm_init(void)
{
    3802:	b5f0      	push	{r4, r5, r6, r7, lr}
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    3804:	6782      	str	r2, [r0, #120]	; 0x78
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    3806:	2500      	movs	r5, #0
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    3808:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    380c:	f44f 4670 	mov.w	r6, #61440	; 0xf000
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    3810:	4c9f      	ldr	r4, [pc, #636]	; (3a90 <pwm_init+0x29c>)
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    3812:	f44f 4e60 	mov.w	lr, #57344	; 0xe000

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    3816:	4629      	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    3818:	f44f 6780 	mov.w	r7, #1024	; 0x400
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    381c:	4314      	orrs	r4, r2
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    381e:	462a      	mov	r2, r5
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    3820:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    3824:	f8a3 618c 	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    3828:	f248 26b8 	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    382c:	f8a3 c18e 	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    3830:	f8a3 5190 	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    3834:	f8b3 0188 	ldrh.w	r0, [r3, #392]	; 0x188
    3838:	b280      	uxth	r0, r0
    383a:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
    383e:	f8a3 0188 	strh.w	r0, [r3, #392]	; 0x188
    3842:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    3846:	4b91      	ldr	r3, [pc, #580]	; (3a8c <pwm_init+0x298>)
	for (i=0; i < 4; i++) {
    3848:	3101      	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    384a:	2500      	movs	r5, #0
    384c:	0140      	lsls	r0, r0, #5
    384e:	461c      	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    3850:	2904      	cmp	r1, #4
    3852:	4403      	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    3854:	f8a3 e004 	strh.w	lr, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    3858:	80df      	strh	r7, [r3, #6]
		p->SM[i].OCTRL = 0;
    385a:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    385c:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    385e:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    3860:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    3862:	81de      	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    3864:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    3866:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    3868:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    386a:	83da      	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    386c:	d1e9      	bne.n	3842 <pwm_init+0x4e>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    386e:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    3872:	f04f 0c0f 	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    3876:	4b87      	ldr	r3, [pc, #540]	; (3a94 <pwm_init+0x2a0>)
    3878:	f44f 4670 	mov.w	r6, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    387c:	b280      	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    387e:	4629      	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    3880:	f44f 4760 	mov.w	r7, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    3884:	462a      	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    3886:	ea40 000c 	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    388a:	f44f 6e80 	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    388e:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    3892:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
    3896:	b280      	uxth	r0, r0
    3898:	f440 6070 	orr.w	r0, r0, #3840	; 0xf00
    389c:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    38a0:	f8a3 618c 	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    38a4:	f248 26b8 	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    38a8:	f8a3 c18e 	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    38ac:	f8a3 5190 	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    38b0:	f8b3 0188 	ldrh.w	r0, [r3, #392]	; 0x188
    38b4:	b280      	uxth	r0, r0
    38b6:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
    38ba:	f8a3 0188 	strh.w	r0, [r3, #392]	; 0x188
    38be:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    38c2:	4b74      	ldr	r3, [pc, #464]	; (3a94 <pwm_init+0x2a0>)
	for (i=0; i < 4; i++) {
    38c4:	3101      	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    38c6:	2500      	movs	r5, #0
    38c8:	0140      	lsls	r0, r0, #5
    38ca:	461c      	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    38cc:	2904      	cmp	r1, #4
    38ce:	4403      	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    38d0:	809f      	strh	r7, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    38d2:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    38d6:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    38d8:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    38da:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    38dc:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    38de:	81de      	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    38e0:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    38e2:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    38e4:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    38e6:	83da      	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    38e8:	d1e9      	bne.n	38be <pwm_init+0xca>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    38ea:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    38ee:	f04f 0c0f 	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    38f2:	4b69      	ldr	r3, [pc, #420]	; (3a98 <pwm_init+0x2a4>)
    38f4:	f44f 4670 	mov.w	r6, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    38f8:	b280      	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    38fa:	4629      	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    38fc:	f44f 4760 	mov.w	r7, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    3900:	462a      	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    3902:	ea40 000c 	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    3906:	f44f 6e80 	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    390a:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    390e:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
    3912:	b280      	uxth	r0, r0
    3914:	f440 6070 	orr.w	r0, r0, #3840	; 0xf00
    3918:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    391c:	f8a3 618c 	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    3920:	f248 26b8 	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    3924:	f8a3 c18e 	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    3928:	f8a3 5190 	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    392c:	f8b3 0188 	ldrh.w	r0, [r3, #392]	; 0x188
    3930:	b280      	uxth	r0, r0
    3932:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
    3936:	f8a3 0188 	strh.w	r0, [r3, #392]	; 0x188
    393a:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    393e:	4b56      	ldr	r3, [pc, #344]	; (3a98 <pwm_init+0x2a4>)
	for (i=0; i < 4; i++) {
    3940:	3101      	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    3942:	2500      	movs	r5, #0
    3944:	0140      	lsls	r0, r0, #5
    3946:	461c      	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    3948:	2904      	cmp	r1, #4
    394a:	4403      	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    394c:	809f      	strh	r7, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    394e:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    3952:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    3954:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    3956:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    3958:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    395a:	81de      	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    395c:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    395e:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    3960:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    3962:	83da      	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    3964:	d1e9      	bne.n	393a <pwm_init+0x146>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    3966:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    396a:	f04f 0c0f 	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    396e:	4b4b      	ldr	r3, [pc, #300]	; (3a9c <pwm_init+0x2a8>)
    3970:	f44f 4770 	mov.w	r7, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    3974:	b280      	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    3976:	4629      	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    3978:	f44f 4660 	mov.w	r6, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    397c:	462a      	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    397e:	ea40 000c 	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    3982:	f44f 6e80 	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    3986:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    398a:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
    398e:	b280      	uxth	r0, r0
    3990:	f440 6070 	orr.w	r0, r0, #3840	; 0xf00
    3994:	f8a4 0188 	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    3998:	f8a3 718c 	strh.w	r7, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    399c:	f248 27b8 	movw	r7, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    39a0:	f8a3 c18e 	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    39a4:	f8a3 5190 	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    39a8:	f8b3 0188 	ldrh.w	r0, [r3, #392]	; 0x188
    39ac:	b280      	uxth	r0, r0
    39ae:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
    39b2:	f8a3 0188 	strh.w	r0, [r3, #392]	; 0x188
    39b6:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    39ba:	4b38      	ldr	r3, [pc, #224]	; (3a9c <pwm_init+0x2a8>)
	for (i=0; i < 4; i++) {
    39bc:	3101      	adds	r1, #1
    39be:	0140      	lsls	r0, r0, #5
    39c0:	461c      	mov	r4, r3
    39c2:	2904      	cmp	r1, #4
    39c4:	4403      	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    39c6:	809e      	strh	r6, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    39c8:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    39cc:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    39ce:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    39d0:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    39d2:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    39d4:	81df      	strh	r7, [r3, #14]
		p->SM[i].VAL2 = 0;
    39d6:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    39d8:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    39da:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    39dc:	83da      	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    39de:	d1ea      	bne.n	39b6 <pwm_init+0x1c2>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    39e0:	f8b4 3188 	ldrh.w	r3, [r4, #392]	; 0x188
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    39e4:	270f      	movs	r7, #15

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    39e6:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    39e8:	f241 0601 	movw	r6, #4097	; 0x1001
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    39ec:	b29b      	uxth	r3, r3
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    39ee:	f645 5ec0 	movw	lr, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    39f2:	4611      	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    39f4:	f243 0526 	movw	r5, #12326	; 0x3026
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    39f8:	433b      	orrs	r3, r7
    39fa:	f8a4 3188 	strh.w	r3, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    39fe:	f8b4 3188 	ldrh.w	r3, [r4, #392]	; 0x188
    3a02:	b29b      	uxth	r3, r3
    3a04:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    3a08:	f8a4 3188 	strh.w	r3, [r4, #392]	; 0x188
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    3a0c:	0150      	lsls	r0, r2, #5
    3a0e:	4b24      	ldr	r3, [pc, #144]	; (3aa0 <pwm_init+0x2ac>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a10:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    3a12:	4403      	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a14:	2a04      	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    3a16:	8199      	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    3a18:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    3a1a:	81df      	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    3a1c:	829e      	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    3a1e:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    3a22:	8019      	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    3a24:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    3a26:	819d      	strh	r5, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a28:	d1f0      	bne.n	3a0c <pwm_init+0x218>
    3a2a:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    3a2c:	270f      	movs	r7, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    3a2e:	f241 0601 	movw	r6, #4097	; 0x1001
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    3a32:	f645 55c0 	movw	r5, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    3a36:	4611      	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    3a38:	f243 0426 	movw	r4, #12326	; 0x3026
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    3a3c:	0150      	lsls	r0, r2, #5
    3a3e:	4b19      	ldr	r3, [pc, #100]	; (3aa4 <pwm_init+0x2b0>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a40:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    3a42:	4403      	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a44:	2a04      	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    3a46:	8199      	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    3a48:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    3a4a:	81df      	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    3a4c:	829e      	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    3a4e:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    3a50:	8019      	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    3a52:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    3a54:	819c      	strh	r4, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a56:	d1f1      	bne.n	3a3c <pwm_init+0x248>
    3a58:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    3a5a:	270f      	movs	r7, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    3a5c:	f241 0601 	movw	r6, #4097	; 0x1001
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    3a60:	f645 55c0 	movw	r5, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    3a64:	4611      	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    3a66:	f243 0426 	movw	r4, #12326	; 0x3026
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    3a6a:	0150      	lsls	r0, r2, #5
    3a6c:	4b0e      	ldr	r3, [pc, #56]	; (3aa8 <pwm_init+0x2b4>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a6e:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    3a70:	4403      	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a72:	2a04      	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    3a74:	8199      	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    3a76:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    3a78:	81df      	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    3a7a:	829e      	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    3a7c:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    3a7e:	8019      	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    3a80:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    3a82:	819c      	strh	r4, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    3a84:	d1f1      	bne.n	3a6a <pwm_init+0x276>
	flexpwm_init(&IMXRT_FLEXPWM3);
	flexpwm_init(&IMXRT_FLEXPWM4);
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    3a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a88:	400fc000 	.word	0x400fc000
    3a8c:	403dc000 	.word	0x403dc000
    3a90:	fc030000 	.word	0xfc030000
    3a94:	403e0000 	.word	0x403e0000
    3a98:	403e4000 	.word	0x403e4000
    3a9c:	403e8000 	.word	0x403e8000
    3aa0:	401dc000 	.word	0x401dc000
    3aa4:	401e0000 	.word	0x401e0000
    3aa8:	401e4000 	.word	0x401e4000

00003aac <unused_interrupt_vector>:
//  R0
// Code from :: https://community.nxp.com/thread/389002
__attribute__((naked))
void unused_interrupt_vector(void)
{
  __asm( ".syntax unified\n"
    3aac:	2004      	movs	r0, #4
    3aae:	4671      	mov	r1, lr
    3ab0:	4208      	tst	r0, r1
    3ab2:	d003      	beq.n	3abc <_MSP>
    3ab4:	f3ef 8009 	mrs	r0, PSP
    3ab8:	f000 b808 	b.w	3acc <HardFault_HandlerC>

00003abc <_MSP>:
    3abc:	f3ef 8008 	mrs	r0, MSP
    3ac0:	f000 b804 	b.w	3acc <HardFault_HandlerC>

00003ac4 <startup_default_early_hook>:
         "B HardFault_HandlerC \n"
         "_MSP: \n"
         "MRS R0, MSP \n"
         "B HardFault_HandlerC \n"
         ".syntax divided\n") ;
}
    3ac4:	4770      	bx	lr
    3ac6:	bf00      	nop

00003ac8 <startup_default_late_hook>:
uint8_t external_psram_size = 0;

extern int main (void);
void startup_default_early_hook(void) {}
void startup_early_hook(void)		__attribute__ ((weak, alias("startup_default_early_hook")));
void startup_default_late_hook(void) {}
    3ac8:	4770      	bx	lr
    3aca:	bf00      	nop

00003acc <HardFault_HandlerC>:
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3acc:	4b1b      	ldr	r3, [pc, #108]	; (3b3c <HardFault_HandlerC+0x70>)
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
    3ace:	2105      	movs	r1, #5
    3ad0:	4a1b      	ldr	r2, [pc, #108]	; (3b40 <HardFault_HandlerC+0x74>)
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
    3ad2:	2038      	movs	r0, #56	; 0x38
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
    3ad4:	b530      	push	{r4, r5, lr}
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
    3ad6:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
  GPIO2_DR_SET = (1 << 3);
    3ada:	2108      	movs	r1, #8
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
    3adc:	f8c2 0338 	str.w	r0, [r2, #824]	; 0x338
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
    3ae0:	b083      	sub	sp, #12
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3ae2:	685a      	ldr	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
    3ae4:	4c17      	ldr	r4, [pc, #92]	; (3b44 <HardFault_HandlerC+0x78>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3ae6:	430a      	orrs	r2, r1
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
    3ae8:	4817      	ldr	r0, [pc, #92]	; (3b48 <HardFault_HandlerC+0x7c>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3aea:	605a      	str	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
    3aec:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    3af0:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88

  if ( F_CPU_ACTUAL >= 600000000 )
    3af4:	6823      	ldr	r3, [r4, #0]
    3af6:	4283      	cmp	r3, r0
    3af8:	d902      	bls.n	3b00 <HardFault_HandlerC+0x34>
    set_arm_clock(300000000);
    3afa:	4814      	ldr	r0, [pc, #80]	; (3b4c <HardFault_HandlerC+0x80>)
    3afc:	f7ff fc54 	bl	33a8 <set_arm_clock>

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
    3b00:	4d0e      	ldr	r5, [pc, #56]	; (3b3c <HardFault_HandlerC+0x70>)
    3b02:	2408      	movs	r4, #8
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
    3b04:	2000      	movs	r0, #0
    3b06:	4a12      	ldr	r2, [pc, #72]	; (3b50 <HardFault_HandlerC+0x84>)
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
    3b08:	4912      	ldr	r1, [pc, #72]	; (3b54 <HardFault_HandlerC+0x88>)
  if ( F_CPU_ACTUAL >= 600000000 )
    set_arm_clock(300000000);

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
    3b0a:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
    3b0e:	9001      	str	r0, [sp, #4]
    3b10:	9b01      	ldr	r3, [sp, #4]
    3b12:	4293      	cmp	r3, r2
    3b14:	d805      	bhi.n	3b22 <HardFault_HandlerC+0x56>
    3b16:	9b01      	ldr	r3, [sp, #4]
    3b18:	3301      	adds	r3, #1
    3b1a:	9301      	str	r3, [sp, #4]
    3b1c:	9b01      	ldr	r3, [sp, #4]
    3b1e:	4293      	cmp	r3, r2
    3b20:	d9f9      	bls.n	3b16 <HardFault_HandlerC+0x4a>
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    3b22:	f8c5 4088 	str.w	r4, [r5, #136]	; 0x88
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
    3b26:	9001      	str	r0, [sp, #4]
    3b28:	9b01      	ldr	r3, [sp, #4]
    3b2a:	428b      	cmp	r3, r1
    3b2c:	d8ed      	bhi.n	3b0a <HardFault_HandlerC+0x3e>
    3b2e:	9b01      	ldr	r3, [sp, #4]
    3b30:	3301      	adds	r3, #1
    3b32:	9301      	str	r3, [sp, #4]
    3b34:	9b01      	ldr	r3, [sp, #4]
    3b36:	428b      	cmp	r3, r1
    3b38:	d9f9      	bls.n	3b2e <HardFault_HandlerC+0x62>
    3b3a:	e7e6      	b.n	3b0a <HardFault_HandlerC+0x3e>
    3b3c:	401bc000 	.word	0x401bc000
    3b40:	401f8000 	.word	0x401f8000
    3b44:	200045d4 	.word	0x200045d4
    3b48:	23c345ff 	.word	0x23c345ff
    3b4c:	11e1a300 	.word	0x11e1a300
    3b50:	000f423f 	.word	0x000f423f
    3b54:	0089543f 	.word	0x0089543f

00003b58 <_sbrk>:

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
        char *prev = __brkval;
    3b58:	4a09      	ldr	r2, [pc, #36]	; (3b80 <_sbrk+0x28>)
extern unsigned long _heap_end;

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
    3b5a:	b508      	push	{r3, lr}
        char *prev = __brkval;
    3b5c:	6813      	ldr	r3, [r2, #0]
        if (incr != 0) {
    3b5e:	b120      	cbz	r0, 3b6a <_sbrk+0x12>
                if (prev + incr > (char *)&_heap_end) {
    3b60:	4418      	add	r0, r3
    3b62:	4908      	ldr	r1, [pc, #32]	; (3b84 <_sbrk+0x2c>)
    3b64:	4288      	cmp	r0, r1
    3b66:	d802      	bhi.n	3b6e <_sbrk+0x16>
                        errno = ENOMEM;
                        return (void *)-1;
                }
                __brkval = prev + incr;
    3b68:	6010      	str	r0, [r2, #0]
        }
        return prev;
}
    3b6a:	4618      	mov	r0, r3
    3b6c:	bd08      	pop	{r3, pc}
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
    3b6e:	f001 ff6f 	bl	5a50 <__errno>
    3b72:	220c      	movs	r2, #12
                        return (void *)-1;
    3b74:	f04f 33ff 	mov.w	r3, #4294967295
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
    3b78:	6002      	str	r2, [r0, #0]
                        return (void *)-1;
                }
                __brkval = prev + incr;
        }
        return prev;
}
    3b7a:	4618      	mov	r0, r3
    3b7c:	bd08      	pop	{r3, pc}
    3b7e:	bf00      	nop
    3b80:	200045d8 	.word	0x200045d8
    3b84:	20280000 	.word	0x20280000

00003b88 <__cxa_pure_virtual>:
}

__attribute__((weak))
void __cxa_pure_virtual()
{
	while (1) asm ("WFI");
    3b88:	bf30      	wfi
    3b8a:	e7fd      	b.n	3b88 <__cxa_pure_virtual>

00003b8c <Panic_Temp_isr>:

static uint32_t s_hotTemp, s_hotCount, s_roomC_hotC;
static float s_hot_ROOM;

void Panic_Temp_isr(void) {
  __disable_irq();
    3b8c:	b672      	cpsid	i
  IOMUXC_GPR_GPR16 = 0x00000007;
  SNVS_LPCR |= SNVS_LPCR_TOP; //Switch off now
    3b8e:	4a06      	ldr	r2, [pc, #24]	; (3ba8 <Panic_Temp_isr+0x1c>)
static uint32_t s_hotTemp, s_hotCount, s_roomC_hotC;
static float s_hot_ROOM;

void Panic_Temp_isr(void) {
  __disable_irq();
  IOMUXC_GPR_GPR16 = 0x00000007;
    3b90:	2107      	movs	r1, #7
    3b92:	4b06      	ldr	r3, [pc, #24]	; (3bac <Panic_Temp_isr+0x20>)
    3b94:	6419      	str	r1, [r3, #64]	; 0x40
  SNVS_LPCR |= SNVS_LPCR_TOP; //Switch off now
    3b96:	6b93      	ldr	r3, [r2, #56]	; 0x38
    3b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3b9c:	6393      	str	r3, [r2, #56]	; 0x38
  asm volatile ("dsb":::"memory");
    3b9e:	f3bf 8f4f 	dsb	sy
  while (1) asm ("wfi");
    3ba2:	bf30      	wfi
    3ba4:	e7fd      	b.n	3ba2 <Panic_Temp_isr+0x16>
    3ba6:	bf00      	nop
    3ba8:	400d4000 	.word	0x400d4000
    3bac:	400ac000 	.word	0x400ac000

00003bb0 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    3bb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
	}
}
#endif

static void schedule_transfer(endpoint_t *endpoint, uint32_t epmask, transfer_t *transfer)
{
    3bb2:	b4f0      	push	{r4, r5, r6, r7}
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    3bb4:	b11b      	cbz	r3, 3bbe <schedule_transfer+0xe>
		transfer->status |= (1<<15);
    3bb6:	6853      	ldr	r3, [r2, #4]
    3bb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    3bbc:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
    3bbe:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    3bc0:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
    3bc2:	b1dc      	cbz	r4, 3bfc <schedule_transfer+0x4c>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    3bc4:	4b14      	ldr	r3, [pc, #80]	; (3c18 <schedule_transfer+0x68>)
	__disable_irq();
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
	if (last) {
		last->next = (uint32_t)transfer;
    3bc6:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    3bc8:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    3bcc:	420c      	tst	r4, r1
    3bce:	d11f      	bne.n	3c10 <schedule_transfer+0x60>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
    3bd0:	4d12      	ldr	r5, [pc, #72]	; (3c1c <schedule_transfer+0x6c>)
    3bd2:	682f      	ldr	r7, [r5, #0]
    3bd4:	e004      	b.n	3be0 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    3bd6:	682c      	ldr	r4, [r5, #0]
    3bd8:	1be4      	subs	r4, r4, r7
    3bda:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
    3bde:	d20b      	bcs.n	3bf8 <schedule_transfer+0x48>
		if (USB1_ENDPTPRIME & epmask) goto end;
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    3be0:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    3be4:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
    3be8:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    3bec:	f8d3 61b8 	ldr.w	r6, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    3bf0:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    3bf4:	0464      	lsls	r4, r4, #17
    3bf6:	d5ee      	bpl.n	3bd6 <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    3bf8:	4231      	tst	r1, r6
    3bfa:	d109      	bne.n	3c10 <schedule_transfer+0x60>
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
    3bfc:	2300      	movs	r3, #0
	USB1_ENDPTPRIME |= epmask;
    3bfe:	4c06      	ldr	r4, [pc, #24]	; (3c18 <schedule_transfer+0x68>)
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
    3c00:	6082      	str	r2, [r0, #8]
	endpoint->status = 0;
    3c02:	60c3      	str	r3, [r0, #12]
	USB1_ENDPTPRIME |= epmask;
    3c04:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3c08:	4319      	orrs	r1, r3
    3c0a:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    3c0e:	6302      	str	r2, [r0, #48]	; 0x30
end:
	endpoint->last_transfer = transfer;
    3c10:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    3c12:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
    3c14:	bcf0      	pop	{r4, r5, r6, r7}
    3c16:	4770      	bx	lr
    3c18:	402e0000 	.word	0x402e0000
    3c1c:	e0001004 	.word	0xe0001004

00003c20 <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
    3c20:	b570      	push	{r4, r5, r6, lr}
    3c22:	4606      	mov	r6, r0
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    3c24:	6b00      	ldr	r0, [r0, #48]	; 0x30
	if (first == NULL) return;
    3c26:	b190      	cbz	r0, 3c4e <run_callbacks+0x2e>
    3c28:	4602      	mov	r2, r0
    3c2a:	2400      	movs	r4, #0
    3c2c:	e003      	b.n	3c36 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    3c2e:	6812      	ldr	r2, [r2, #0]
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
    3c30:	3401      	adds	r4, #1
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
    3c32:	2a01      	cmp	r2, #1
    3c34:	d00c      	beq.n	3c50 <run_callbacks+0x30>

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
	transfer_t *t = first;
	while (1) {
		if (t->status & (1<<7)) {
    3c36:	6853      	ldr	r3, [r2, #4]
    3c38:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    3c3c:	d0f7      	beq.n	3c2e <run_callbacks+0xe>
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
    3c3e:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    3c40:	b12c      	cbz	r4, 3c4e <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
    3c42:	6bb3      	ldr	r3, [r6, #56]	; 0x38
			break;
		}
	}
	// do all the callbacks
	while (count) {
		transfer_t *next = (transfer_t *)first->next;
    3c44:	6805      	ldr	r5, [r0, #0]
		ep->callback_function(first);
    3c46:	4798      	blx	r3
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    3c48:	3c01      	subs	r4, #1
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
		first = next;
    3c4a:	4628      	mov	r0, r5
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    3c4c:	d1f9      	bne.n	3c42 <run_callbacks+0x22>
    3c4e:	bd70      	pop	{r4, r5, r6, pc}
		count++;
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
			// reached end of list, all need callbacks, new list is empty
			//printf(" end of list\n");
			ep->first_transfer = NULL;
    3c50:	6333      	str	r3, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
    3c52:	6373      	str	r3, [r6, #52]	; 0x34
			break;
    3c54:	e7f4      	b.n	3c40 <run_callbacks+0x20>
    3c56:	bf00      	nop

00003c58 <endpoint0_transmit.constprop.1>:
#endif
	}
	USB1_ENDPTCTRL0 = 0x000010001; // stall
}

static void endpoint0_transmit(const void *data, uint32_t len, int notify)
    3c58:	b5f0      	push	{r4, r5, r6, r7, lr}
{
	//printf("tx %lu\n", len);
	if (len > 0) {
    3c5a:	b9e1      	cbnz	r1, 3c96 <endpoint0_transmit.constprop.1+0x3e>
    3c5c:	4c21      	ldr	r4, [pc, #132]	; (3ce4 <endpoint0_transmit.constprop.1+0x8c>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3c5e:	4922      	ldr	r1, [pc, #136]	; (3ce8 <endpoint0_transmit.constprop.1+0x90>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3c60:	2000      	movs	r0, #0
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3c62:	4b22      	ldr	r3, [pc, #136]	; (3cec <endpoint0_transmit.constprop.1+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3c64:	2201      	movs	r2, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3c66:	f04f 1501 	mov.w	r5, #65537	; 0x10001
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3c6a:	2680      	movs	r6, #128	; 0x80
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3c6c:	600a      	str	r2, [r1, #0]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
	while (USB1_ENDPTPRIME) ;
    3c6e:	461a      	mov	r2, r3
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    3c70:	60a1      	str	r1, [r4, #8]
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3c72:	604e      	str	r6, [r1, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    3c74:	60e0      	str	r0, [r4, #12]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3c76:	f8c3 51bc 	str.w	r5, [r3, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    3c7a:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    3c7e:	4d1c      	ldr	r5, [pc, #112]	; (3cf0 <endpoint0_transmit.constprop.1+0x98>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3c80:	f044 0401 	orr.w	r4, r4, #1
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3c84:	6088      	str	r0, [r1, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3c86:	f8c3 41b0 	str.w	r4, [r3, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    3c8a:	6028      	str	r0, [r5, #0]
	while (USB1_ENDPTPRIME) ;
    3c8c:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    3c90:	2b00      	cmp	r3, #0
    3c92:	d1fb      	bne.n	3c8c <endpoint0_transmit.constprop.1+0x34>
}
    3c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3c96:	0409      	lsls	r1, r1, #16
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3c98:	4b16      	ldr	r3, [pc, #88]	; (3cf4 <endpoint0_transmit.constprop.1+0x9c>)
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3c9a:	4d14      	ldr	r5, [pc, #80]	; (3cec <endpoint0_transmit.constprop.1+0x94>)
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3c9c:	2601      	movs	r6, #1
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    3c9e:	4c11      	ldr	r4, [pc, #68]	; (3ce4 <endpoint0_transmit.constprop.1+0x8c>)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3ca0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3ca4:	2200      	movs	r2, #0
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3ca6:	601e      	str	r6, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3ca8:	6059      	str	r1, [r3, #4]
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3caa:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3cae:	64e2      	str	r2, [r4, #76]	; 0x4c
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3cb0:	f500 5e00 	add.w	lr, r0, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    3cb4:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3cb6:	f500 5740 	add.w	r7, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3cba:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3cbe:	f500 4680 	add.w	r6, r0, #16384	; 0x4000
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
    3cc2:	462a      	mov	r2, r5
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    3cc4:	6098      	str	r0, [r3, #8]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3cc6:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3cca:	f8c3 c00c 	str.w	ip, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3cce:	f8c3 e010 	str.w	lr, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3cd2:	615f      	str	r7, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3cd4:	619e      	str	r6, [r3, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3cd6:	f8c5 11b0 	str.w	r1, [r5, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    3cda:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    3cde:	2b00      	cmp	r3, #0
    3ce0:	d1fb      	bne.n	3cda <endpoint0_transmit.constprop.1+0x82>
    3ce2:	e7bc      	b.n	3c5e <endpoint0_transmit.constprop.1+0x6>
    3ce4:	20009000 	.word	0x20009000
    3ce8:	20008020 	.word	0x20008020
    3cec:	402e0000 	.word	0x402e0000
    3cf0:	20006b74 	.word	0x20006b74
    3cf4:	20008000 	.word	0x20008000

00003cf8 <isr>:
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}


static void isr(void)
{
    3cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    3cfc:	4cac      	ldr	r4, [pc, #688]	; (3fb0 <isr+0x2b8>)
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}


static void isr(void)
{
    3cfe:	b083      	sub	sp, #12
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    3d00:	f8d4 8144 	ldr.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    3d04:	f018 0f01 	tst.w	r8, #1
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
	USB1_USBSTS = status;
    3d08:	f8c4 8144 	str.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    3d0c:	d05e      	beq.n	3dcc <isr+0xd4>
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
    3d0e:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3d12:	2b00      	cmp	r3, #0
    3d14:	d055      	beq.n	3dc2 <isr+0xca>
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    3d16:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
    3d1a:	f8df 92bc 	ldr.w	r9, [pc, #700]	; 3fd8 <isr+0x2e0>
    3d1e:	4ea5      	ldr	r6, [pc, #660]	; (3fb4 <isr+0x2bc>)
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    3d20:	4625      	mov	r5, r4
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    3d22:	46da      	mov	sl, fp
	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
    3d24:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
    3d28:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    3d2a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    3d2c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    3d30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    3d34:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
    3d38:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    3d3c:	049f      	lsls	r7, r3, #18
    3d3e:	d5f5      	bpl.n	3d2c <isr+0x34>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
    3d40:	f8d5 3140 	ldr.w	r3, [r5, #320]	; 0x140
    3d44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3d48:	f8c5 3140 	str.w	r3, [r5, #320]	; 0x140
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    3d4c:	f8c5 a1b4 	str.w	sl, [r5, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
    3d50:	f8d4 31b4 	ldr.w	r3, [r4, #436]	; 0x1b4
    3d54:	f013 1301 	ands.w	r3, r3, #65537	; 0x10001
    3d58:	d1fa      	bne.n	3d50 <isr+0x58>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3d5a:	b281      	uxth	r1, r0
    3d5c:	f240 6781 	movw	r7, #1665	; 0x681
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
    3d60:	f8c9 3000 	str.w	r3, [r9]
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3d64:	42b9      	cmp	r1, r7
    3d66:	f200 80b4 	bhi.w	3ed2 <isr+0x1da>
    3d6a:	f5b1 6fd0 	cmp.w	r1, #1664	; 0x680
    3d6e:	f080 81e9 	bcs.w	4144 <isr+0x44c>
    3d72:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
    3d76:	f000 816b 	beq.w	4050 <isr+0x358>
    3d7a:	f200 80f0 	bhi.w	3f5e <isr+0x266>
    3d7e:	2980      	cmp	r1, #128	; 0x80
    3d80:	f000 8159 	beq.w	4036 <isr+0x33e>
    3d84:	2982      	cmp	r1, #130	; 0x82
    3d86:	f040 80e2 	bne.w	3f4e <isr+0x256>
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
    3d8a:	b292      	uxth	r2, r2
    3d8c:	f002 017f 	and.w	r1, r2, #127	; 0x7f
		if (endpoint > 7) break;
    3d90:	2907      	cmp	r1, #7
    3d92:	f200 80dc 	bhi.w	3f4e <isr+0x256>
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    3d96:	0089      	lsls	r1, r1, #2
    3d98:	4887      	ldr	r0, [pc, #540]	; (3fb8 <isr+0x2c0>)
		reply_buffer[0] = 0;
    3d9a:	4f88      	ldr	r7, [pc, #544]	; (3fbc <isr+0x2c4>)
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    3d9c:	4408      	add	r0, r1
    3d9e:	6801      	ldr	r1, [r0, #0]
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    3da0:	0610      	lsls	r0, r2, #24
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
		reply_buffer[0] = 0;
    3da2:	703b      	strb	r3, [r7, #0]
		reply_buffer[1] = 0;
    3da4:	707b      	strb	r3, [r7, #1]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    3da6:	f140 820c 	bpl.w	41c2 <isr+0x4ca>
    3daa:	03ca      	lsls	r2, r1, #15
    3dac:	d501      	bpl.n	3db2 <isr+0xba>
			reply_buffer[0] = 1;
    3dae:	2301      	movs	r3, #1
    3db0:	703b      	strb	r3, [r7, #0]
		}
		endpoint0_transmit(reply_buffer, 2, 0);
    3db2:	2102      	movs	r1, #2
    3db4:	4881      	ldr	r0, [pc, #516]	; (3fbc <isr+0x2c4>)
    3db6:	f7ff ff4f 	bl	3c58 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3dba:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3dbe:	2b00      	cmp	r3, #0
    3dc0:	d1b0      	bne.n	3d24 <isr+0x2c>
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
    3dc2:	4a7b      	ldr	r2, [pc, #492]	; (3fb0 <isr+0x2b8>)
    3dc4:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
    3dc8:	2b00      	cmp	r3, #0
    3dca:	d150      	bne.n	3e6e <isr+0x176>
			}
#endif

		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
    3dcc:	f018 0f40 	tst.w	r8, #64	; 0x40
    3dd0:	d018      	beq.n	3e04 <isr+0x10c>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    3dd2:	4b77      	ldr	r3, [pc, #476]	; (3fb0 <isr+0x2b8>)
    3dd4:	f8d3 11ac 	ldr.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    3dd8:	461a      	mov	r2, r3
#endif

		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    3dda:	f8c3 11ac 	str.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
    3dde:	f8d3 11bc 	ldr.w	r1, [r3, #444]	; 0x1bc
    3de2:	f8c3 11bc 	str.w	r1, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    3de6:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
    3dea:	4b71      	ldr	r3, [pc, #452]	; (3fb0 <isr+0x2b8>)
    3dec:	2c00      	cmp	r4, #0
    3dee:	d1fa      	bne.n	3de6 <isr+0xee>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
    3df0:	f04f 32ff 	mov.w	r2, #4294967295
    3df4:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
    3df8:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
			// we took too long to respond :(
			// TODO; is this ever really a problem?
			//printf("reset too slow\n");
		}
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_reset();
    3dfc:	f000 fd1e 	bl	483c <usb_serial_reset>
		#endif
		endpointN_notify_mask = 0;
    3e00:	4b6f      	ldr	r3, [pc, #444]	; (3fc0 <isr+0x2c8>)
    3e02:	601c      	str	r4, [r3, #0]
			// shut off USB - easier to see results in protocol analyzer
			//USB1_USBCMD &= ~USB_USBCMD_RS;
			//printf("shut off USB\n");
		//}
	}
	if (status & USB_USBSTS_TI0) {
    3e04:	f018 7f80 	tst.w	r8, #16777216	; 0x1000000
    3e08:	d003      	beq.n	3e12 <isr+0x11a>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
    3e0a:	4b6e      	ldr	r3, [pc, #440]	; (3fc4 <isr+0x2cc>)
    3e0c:	681b      	ldr	r3, [r3, #0]
    3e0e:	b103      	cbz	r3, 3e12 <isr+0x11a>
    3e10:	4798      	blx	r3
	}
	if (status & USB_USBSTS_TI1) {
    3e12:	f018 7f00 	tst.w	r8, #33554432	; 0x2000000
    3e16:	d003      	beq.n	3e20 <isr+0x128>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
    3e18:	4b6b      	ldr	r3, [pc, #428]	; (3fc8 <isr+0x2d0>)
    3e1a:	681b      	ldr	r3, [r3, #0]
    3e1c:	b103      	cbz	r3, 3e20 <isr+0x128>
    3e1e:	4798      	blx	r3
	}
	if (status & USB_USBSTS_PCI) {
    3e20:	f018 0f04 	tst.w	r8, #4
    3e24:	d008      	beq.n	3e38 <isr+0x140>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
    3e26:	4b62      	ldr	r3, [pc, #392]	; (3fb0 <isr+0x2b8>)
    3e28:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
    3e2c:	f413 7300 	ands.w	r3, r3, #512	; 0x200
    3e30:	d04c      	beq.n	3ecc <isr+0x1d4>
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
    3e32:	4b66      	ldr	r3, [pc, #408]	; (3fcc <isr+0x2d4>)
    3e34:	2201      	movs	r2, #1
    3e36:	701a      	strb	r2, [r3, #0]
		//printf("suspend\n");
	}
	if (status & USB_USBSTS_UEI) {
		//printf("error\n");
	}
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
    3e38:	4b5d      	ldr	r3, [pc, #372]	; (3fb0 <isr+0x2b8>)
    3e3a:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    3e3e:	0612      	lsls	r2, r2, #24
    3e40:	d512      	bpl.n	3e68 <isr+0x170>
    3e42:	f018 0f80 	tst.w	r8, #128	; 0x80
    3e46:	d00f      	beq.n	3e68 <isr+0x170>
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
    3e48:	4961      	ldr	r1, [pc, #388]	; (3fd0 <isr+0x2d8>)
    3e4a:	780a      	ldrb	r2, [r1, #0]
    3e4c:	b162      	cbz	r2, 3e68 <isr+0x170>
			if (--usb_reboot_timer == 0) {
    3e4e:	3a01      	subs	r2, #1
    3e50:	b2d2      	uxtb	r2, r2
    3e52:	700a      	strb	r2, [r1, #0]
    3e54:	b942      	cbnz	r2, 3e68 <isr+0x170>
	__enable_irq();
}

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
    3e56:	495f      	ldr	r1, [pc, #380]	; (3fd4 <isr+0x2dc>)
    3e58:	780a      	ldrb	r2, [r1, #0]
    3e5a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    3e5e:	700a      	strb	r2, [r1, #0]
	if (sof_usage == 0) {
    3e60:	2a00      	cmp	r2, #0
    3e62:	f000 8232 	beq.w	42ca <isr+0x5d2>
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
			if (--usb_reboot_timer == 0) {
				usb_stop_sof_interrupts(NUM_INTERFACE);
				asm("bkpt #251"); // run bootloader
    3e66:	befb      	bkpt	0x00fb
		#endif
		#ifdef FLIGHTSIM_INTERFACE
		usb_flightsim_flush_output();
		#endif
	}
}
    3e68:	b003      	add	sp, #12
    3e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    3e6e:	495a      	ldr	r1, [pc, #360]	; (3fd8 <isr+0x2e0>)
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
    3e70:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    3e74:	6808      	ldr	r0, [r1, #0]
    3e76:	4203      	tst	r3, r0
    3e78:	f040 81e6 	bne.w	4248 <isr+0x550>
				endpoint0_notify_mask = 0;
				endpoint0_complete();
			}
			completestatus &= endpointN_notify_mask;
    3e7c:	4a50      	ldr	r2, [pc, #320]	; (3fc0 <isr+0x2c8>)
    3e7e:	6815      	ldr	r5, [r2, #0]
#if 1
			if (completestatus) {
    3e80:	401d      	ands	r5, r3
    3e82:	d0a3      	beq.n	3dcc <isr+0xd4>

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
    3e84:	0c2f      	lsrs	r7, r5, #16
    3e86:	d00f      	beq.n	3ea8 <isr+0x1b0>
    3e88:	4e4a      	ldr	r6, [pc, #296]	; (3fb4 <isr+0x2bc>)
					int p=__builtin_ctz(tx);
					run_callbacks(endpoint_queue_head + p * 2 + 1);
					tx &= ~(1<<p);
    3e8a:	f04f 0901 	mov.w	r9, #1
			if (completestatus) {

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
					int p=__builtin_ctz(tx);
    3e8e:	fa97 f4a7 	rbit	r4, r7
    3e92:	fab4 f484 	clz	r4, r4
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    3e96:	eb06 10c4 	add.w	r0, r6, r4, lsl #7
					tx &= ~(1<<p);
    3e9a:	fa09 f404 	lsl.w	r4, r9, r4

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
					int p=__builtin_ctz(tx);
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    3e9e:	3040      	adds	r0, #64	; 0x40
    3ea0:	f7ff febe 	bl	3c20 <run_callbacks>
#if 1
			if (completestatus) {

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
    3ea4:	43a7      	bics	r7, r4
    3ea6:	d1f2      	bne.n	3e8e <isr+0x196>
					run_callbacks(endpoint_queue_head + p * 2 + 1);
					tx &= ~(1<<p);
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
    3ea8:	b2ad      	uxth	r5, r5
				while(rx) {
    3eaa:	2d00      	cmp	r5, #0
    3eac:	d08e      	beq.n	3dcc <isr+0xd4>
    3eae:	4e41      	ldr	r6, [pc, #260]	; (3fb4 <isr+0x2bc>)
					int p=__builtin_ctz(rx);
					run_callbacks(endpoint_queue_head + p * 2);
					rx &= ~(1<<p);
    3eb0:	2701      	movs	r7, #1
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
					int p=__builtin_ctz(rx);
    3eb2:	fa95 f4a5 	rbit	r4, r5
    3eb6:	fab4 f484 	clz	r4, r4
					run_callbacks(endpoint_queue_head + p * 2);
    3eba:	eb06 10c4 	add.w	r0, r6, r4, lsl #7
					rx &= ~(1<<p);
    3ebe:	fa07 f404 	lsl.w	r4, r7, r4

				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
					int p=__builtin_ctz(rx);
					run_callbacks(endpoint_queue_head + p * 2);
    3ec2:	f7ff fead 	bl	3c20 <run_callbacks>
					tx &= ~(1<<p);
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
    3ec6:	43a5      	bics	r5, r4
    3ec8:	d1f3      	bne.n	3eb2 <isr+0x1ba>
    3eca:	e77f      	b.n	3dcc <isr+0xd4>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
		} else {
			//printf("port at 12 Mbit\n");
			usb_high_speed = 0;
    3ecc:	4a3f      	ldr	r2, [pc, #252]	; (3fcc <isr+0x2d4>)
    3ece:	7013      	strb	r3, [r2, #0]
    3ed0:	e7b2      	b.n	3e38 <isr+0x140>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3ed2:	f242 0721 	movw	r7, #8225	; 0x2021
    3ed6:	42b9      	cmp	r1, r7
    3ed8:	d035      	beq.n	3f46 <isr+0x24e>
    3eda:	f200 8089 	bhi.w	3ff0 <isr+0x2f8>
    3ede:	f5b1 6f08 	cmp.w	r1, #2176	; 0x880
    3ee2:	f000 8121 	beq.w	4128 <isr+0x430>
    3ee6:	f5b1 6f10 	cmp.w	r1, #2304	; 0x900
    3eea:	d130      	bne.n	3f4e <isr+0x256>
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    3eec:	f3c0 4007 	ubfx	r0, r0, #16, #8
    3ef0:	4a3a      	ldr	r2, [pc, #232]	; (3fdc <isr+0x2e4>)
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    3ef2:	493b      	ldr	r1, [pc, #236]	; (3fe0 <isr+0x2e8>)
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    3ef4:	7010      	strb	r0, [r2, #0]
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    3ef6:	4f3b      	ldr	r7, [pc, #236]	; (3fe4 <isr+0x2ec>)
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    3ef8:	4a3b      	ldr	r2, [pc, #236]	; (3fe8 <isr+0x2f0>)
    3efa:	9301      	str	r3, [sp, #4]
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    3efc:	f8c5 71c8 	str.w	r7, [r5, #456]	; 0x1c8
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    3f00:	f8c5 11cc 	str.w	r1, [r5, #460]	; 0x1cc
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    3f04:	f8c5 21d0 	str.w	r2, [r5, #464]	; 0x1d0
		#endif
		#if defined(ENDPOINT7_CONFIG)
		USB1_ENDPTCTRL7 = ENDPOINT7_CONFIG;
		#endif
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_configure();
    3f08:	f000 fc9a 	bl	4840 <usb_serial_configure>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f0c:	4a37      	ldr	r2, [pc, #220]	; (3fec <isr+0x2f4>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3f0e:	9b01      	ldr	r3, [sp, #4]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3f10:	2180      	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f12:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3f14:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3f16:	6051      	str	r1, [r2, #4]
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f18:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3f1a:	64f3      	str	r3, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3f1c:	f8c5 b1bc 	str.w	fp, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3f20:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3f24:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3f26:	f441 3280 	orr.w	r2, r1, #65536	; 0x10000
    3f2a:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    3f2e:	4a2a      	ldr	r2, [pc, #168]	; (3fd8 <isr+0x2e0>)
    3f30:	6013      	str	r3, [r2, #0]
	while (USB1_ENDPTPRIME) ;
    3f32:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3f36:	2b00      	cmp	r3, #0
    3f38:	d1fb      	bne.n	3f32 <isr+0x23a>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3f3a:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3f3e:	2b00      	cmp	r3, #0
    3f40:	f47f aef0 	bne.w	3d24 <isr+0x2c>
    3f44:	e73d      	b.n	3dc2 <isr+0xca>
		// fall through to next case, to always send ZLP ACK
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
    3f46:	0c11      	lsrs	r1, r2, #16
    3f48:	2907      	cmp	r1, #7
    3f4a:	f000 813e 	beq.w	41ca <isr+0x4d2>
			return;
		}
		break;
#endif
	}
	USB1_ENDPTCTRL0 = 0x000010001; // stall
    3f4e:	f8c4 b1c0 	str.w	fp, [r4, #448]	; 0x1c0
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3f52:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3f56:	2b00      	cmp	r3, #0
    3f58:	f47f aee4 	bne.w	3d24 <isr+0x2c>
    3f5c:	e731      	b.n	3dc2 <isr+0xca>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3f5e:	f240 3702 	movw	r7, #770	; 0x302
    3f62:	42b9      	cmp	r1, r7
    3f64:	f000 80b0 	beq.w	40c8 <isr+0x3d0>
    3f68:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
    3f6c:	d1ef      	bne.n	3f4e <isr+0x256>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f6e:	4a1f      	ldr	r2, [pc, #124]	; (3fec <isr+0x2f4>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3f70:	2180      	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f72:	2701      	movs	r7, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3f74:	64f3      	str	r3, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3f76:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3f78:	6017      	str	r7, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3f7a:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3f7c:	f8c5 b1bc 	str.w	fp, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3f80:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3f84:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3f86:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
    3f8a:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    3f8e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3f92:	2b00      	cmp	r3, #0
    3f94:	d1fb      	bne.n	3f8e <isr+0x296>

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
    3f96:	0c03      	lsrs	r3, r0, #16
    3f98:	065b      	lsls	r3, r3, #25
    3f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    3f9e:	f8c5 3154 	str.w	r3, [r5, #340]	; 0x154
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3fa2:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3fa6:	2b00      	cmp	r3, #0
    3fa8:	f47f aebc 	bne.w	3d24 <isr+0x2c>
    3fac:	e709      	b.n	3dc2 <isr+0xca>
    3fae:	bf00      	nop
    3fb0:	402e0000 	.word	0x402e0000
    3fb4:	20009000 	.word	0x20009000
    3fb8:	402e01c0 	.word	0x402e01c0
    3fbc:	20006b88 	.word	0x20006b88
    3fc0:	20006b64 	.word	0x20006b64
    3fc4:	20006b60 	.word	0x20006b60
    3fc8:	20006b6c 	.word	0x20006b6c
    3fcc:	20006b70 	.word	0x20006b70
    3fd0:	20006b78 	.word	0x20006b78
    3fd4:	20006b68 	.word	0x20006b68
    3fd8:	20006b74 	.word	0x20006b74
    3fdc:	20006b98 	.word	0x20006b98
    3fe0:	000200c8 	.word	0x000200c8
    3fe4:	00cc0002 	.word	0x00cc0002
    3fe8:	00c80002 	.word	0x00c80002
    3fec:	20008020 	.word	0x20008020
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3ff0:	f242 2321 	movw	r3, #8737	; 0x2221
    3ff4:	4299      	cmp	r1, r3
    3ff6:	d05b      	beq.n	40b0 <isr+0x3b8>
    3ff8:	f242 3321 	movw	r3, #8993	; 0x2321
    3ffc:	4299      	cmp	r1, r3
    3ffe:	d1a6      	bne.n	3f4e <isr+0x256>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    4000:	4bb5      	ldr	r3, [pc, #724]	; (42d8 <isr+0x5e0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    4002:	2280      	movs	r2, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
    4004:	2100      	movs	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    4006:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    4008:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    400a:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    400c:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    400e:	64f1      	str	r1, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    4010:	f8c4 b1bc 	str.w	fp, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    4014:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    4018:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    401a:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    401e:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    4022:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    4026:	2b00      	cmp	r3, #0
    4028:	d1fb      	bne.n	4022 <isr+0x32a>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    402a:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    402e:	2b00      	cmp	r3, #0
    4030:	f47f ae78 	bne.w	3d24 <isr+0x2c>
    4034:	e6c5      	b.n	3dc2 <isr+0xca>
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    4036:	4aa9      	ldr	r2, [pc, #676]	; (42dc <isr+0x5e4>)
		reply_buffer[1] = 0;
		endpoint0_transmit(reply_buffer, 2, 0);
    4038:	2102      	movs	r1, #2
    403a:	4610      	mov	r0, r2
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    403c:	7013      	strb	r3, [r2, #0]
		reply_buffer[1] = 0;
    403e:	7053      	strb	r3, [r2, #1]
		endpoint0_transmit(reply_buffer, 2, 0);
    4040:	f7ff fe0a 	bl	3c58 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    4044:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    4048:	2b00      	cmp	r3, #0
    404a:	f47f ae6b 	bne.w	3d24 <isr+0x2c>
    404e:	e6b8      	b.n	3dc2 <isr+0xca>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    4050:	b292      	uxth	r2, r2
    4052:	f002 037f 	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    4056:	2b07      	cmp	r3, #7
    4058:	f63f af79 	bhi.w	3f4e <isr+0x256>
		dir = setup.wIndex & 0x80;
		if (dir) {
    405c:	f012 0f80 	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    4060:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4064:	4a9e      	ldr	r2, [pc, #632]	; (42e0 <isr+0x5e8>)
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    4066:	f04f 0100 	mov.w	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    406a:	f04f 0001 	mov.w	r0, #1
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    406e:	441a      	add	r2, r3
    4070:	6813      	ldr	r3, [r2, #0]
    4072:	bf14      	ite	ne
    4074:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
    4078:	f023 0301 	biceq.w	r3, r3, #1
    407c:	6013      	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    407e:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    4080:	4b95      	ldr	r3, [pc, #596]	; (42d8 <isr+0x5e0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    4082:	64f1      	str	r1, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    4084:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    4086:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    4088:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    408a:	f8c4 b1bc 	str.w	fp, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    408e:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    4092:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    4094:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    4098:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    409c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    40a0:	2b00      	cmp	r3, #0
    40a2:	d1fb      	bne.n	409c <isr+0x3a4>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    40a4:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    40a8:	2b00      	cmp	r3, #0
    40aa:	f47f ae3b 	bne.w	3d24 <isr+0x2c>
    40ae:	e688      	b.n	3dc2 <isr+0xca>
		}
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
    40b0:	b292      	uxth	r2, r2
    40b2:	2a00      	cmp	r2, #0
    40b4:	d1a4      	bne.n	4000 <isr+0x308>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    40b6:	4b8b      	ldr	r3, [pc, #556]	; (42e4 <isr+0x5ec>)
			usb_cdc_line_rtsdtr = setup.wValue;
    40b8:	f3c0 4007 	ubfx	r0, r0, #16, #8
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    40bc:	4a8a      	ldr	r2, [pc, #552]	; (42e8 <isr+0x5f0>)
    40be:	6819      	ldr	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    40c0:	4b8a      	ldr	r3, [pc, #552]	; (42ec <isr+0x5f4>)
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    40c2:	6011      	str	r1, [r2, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    40c4:	7018      	strb	r0, [r3, #0]
    40c6:	e79b      	b.n	4000 <isr+0x308>
			reply_buffer[0] = 1;
		}
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    40c8:	b292      	uxth	r2, r2
    40ca:	f002 037f 	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    40ce:	2b07      	cmp	r3, #7
    40d0:	f63f af3d 	bhi.w	3f4e <isr+0x256>
		dir = setup.wIndex & 0x80;
		if (dir) {
    40d4:	f012 0f80 	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    40d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    40dc:	4a80      	ldr	r2, [pc, #512]	; (42e0 <isr+0x5e8>)
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    40de:	f04f 0100 	mov.w	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    40e2:	f04f 0001 	mov.w	r0, #1
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    40e6:	441a      	add	r2, r3
    40e8:	6813      	ldr	r3, [r2, #0]
    40ea:	bf14      	ite	ne
    40ec:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    40f0:	f043 0301 	orreq.w	r3, r3, #1
    40f4:	6013      	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    40f6:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    40f8:	4b77      	ldr	r3, [pc, #476]	; (42d8 <isr+0x5e0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    40fa:	64f1      	str	r1, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    40fc:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    40fe:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    4100:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    4102:	f8c4 b1bc 	str.w	fp, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    4106:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    410a:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    410c:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    4110:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    4114:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    4118:	2b00      	cmp	r3, #0
    411a:	d1fb      	bne.n	4114 <isr+0x41c>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    411c:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    4120:	2b00      	cmp	r3, #0
    4122:	f47f adff 	bne.w	3d24 <isr+0x2c>
    4126:	e64c      	b.n	3dc2 <isr+0xca>
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    4128:	4a71      	ldr	r2, [pc, #452]	; (42f0 <isr+0x5f8>)
		endpoint0_transmit(reply_buffer, 1, 0);
    412a:	2101      	movs	r1, #1
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    412c:	4b6b      	ldr	r3, [pc, #428]	; (42dc <isr+0x5e4>)
    412e:	7812      	ldrb	r2, [r2, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    4130:	4618      	mov	r0, r3
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    4132:	701a      	strb	r2, [r3, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    4134:	f7ff fd90 	bl	3c58 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    4138:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    413c:	2b00      	cmp	r3, #0
    413e:	f47f adf1 	bne.w	3d24 <isr+0x2c>
    4142:	e63e      	b.n	3dc2 <isr+0xca>
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    4144:	4b6b      	ldr	r3, [pc, #428]	; (42f4 <isr+0x5fc>)
    4146:	6859      	ldr	r1, [r3, #4]
    4148:	2900      	cmp	r1, #0
    414a:	f43f af00 	beq.w	3f4e <isr+0x256>
    414e:	0c00      	lsrs	r0, r0, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    4150:	fa1f fe82 	uxth.w	lr, r2
    4154:	e004      	b.n	4160 <isr+0x468>
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    4156:	330c      	adds	r3, #12
    4158:	6859      	ldr	r1, [r3, #4]
    415a:	2900      	cmp	r1, #0
    415c:	f43f aef7 	beq.w	3f4e <isr+0x256>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    4160:	881f      	ldrh	r7, [r3, #0]
    4162:	4287      	cmp	r7, r0
    4164:	d1f7      	bne.n	4156 <isr+0x45e>
    4166:	885f      	ldrh	r7, [r3, #2]
    4168:	4577      	cmp	r7, lr
    416a:	d1f4      	bne.n	4156 <isr+0x45e>
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
    416c:	0a07      	lsrs	r7, r0, #8
    416e:	2f03      	cmp	r7, #3
    4170:	f000 80e9 	beq.w	4346 <isr+0x64e>
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
    4174:	891b      	ldrh	r3, [r3, #8]
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    4176:	0c12      	lsrs	r2, r2, #16
    4178:	4293      	cmp	r3, r2
    417a:	bf28      	it	cs
    417c:	4613      	movcs	r3, r2

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
    417e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    4182:	f000 80d1 	beq.w	4328 <isr+0x630>
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
    4186:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
    418a:	f000 808b 	beq.w	42a4 <isr+0x5ac>
    418e:	4f5a      	ldr	r7, [pc, #360]	; (42f8 <isr+0x600>)
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
					usb_descriptor_buffer[1] = 7;
				} else {
					memcpy(usb_descriptor_buffer, list->addr, datalen);
    4190:	461a      	mov	r2, r3
    4192:	9301      	str	r3, [sp, #4]
    4194:	4638      	mov	r0, r7
    4196:	f7ff f86d 	bl	3274 <memcpy>
    419a:	9b01      	ldr	r3, [sp, #4]
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    419c:	f027 021f 	bic.w	r2, r7, #31
	uint32_t end_addr = (uint32_t)addr + size;
    41a0:	441f      	add	r7, r3
	asm volatile("": : :"memory");
	asm("dsb");
    41a2:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    41a6:	4955      	ldr	r1, [pc, #340]	; (42fc <isr+0x604>)
    41a8:	600a      	str	r2, [r1, #0]
		location += 32;
    41aa:	3220      	adds	r2, #32
	} while (location < end_addr);
    41ac:	4297      	cmp	r7, r2
    41ae:	d8fa      	bhi.n	41a6 <isr+0x4ae>
	asm("dsb");
    41b0:	f3bf 8f4f 	dsb	sy
	asm("isb");
    41b4:	f3bf 8f6f 	isb	sy
				}
				// prep transmit
				arm_dcache_flush_delete(usb_descriptor_buffer, datalen);
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
    41b8:	484f      	ldr	r0, [pc, #316]	; (42f8 <isr+0x600>)
    41ba:	4619      	mov	r1, r3
    41bc:	f7ff fd4c 	bl	3c58 <endpoint0_transmit.constprop.1>
    41c0:	e5fb      	b.n	3dba <isr+0xc2>
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    41c2:	07cb      	lsls	r3, r1, #31
    41c4:	f57f adf5 	bpl.w	3db2 <isr+0xba>
    41c8:	e5f1      	b.n	3dae <isr+0xb6>
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    41ca:	4f4d      	ldr	r7, [pc, #308]	; (4300 <isr+0x608>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    41cc:	f04f 0e01 	mov.w	lr, #1
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
    41d0:	60f3      	str	r3, [r6, #12]
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    41d2:	494c      	ldr	r1, [pc, #304]	; (4304 <isr+0x60c>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    41d4:	4b4c      	ldr	r3, [pc, #304]	; (4308 <isr+0x610>)
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    41d6:	6038      	str	r0, [r7, #0]
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    41d8:	f8c3 e000 	str.w	lr, [r3]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    41dc:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
    41de:	60b3      	str	r3, [r6, #8]
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
    41e0:	494a      	ldr	r1, [pc, #296]	; (430c <isr+0x614>)
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    41e2:	f8d5 01b0 	ldr.w	r0, [r5, #432]	; 0x1b0
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    41e6:	607a      	str	r2, [r7, #4]
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    41e8:	f501 5780 	add.w	r7, r1, #4096	; 0x1000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    41ec:	ea40 020e 	orr.w	r2, r0, lr
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    41f0:	6099      	str	r1, [r3, #8]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    41f2:	f501 5e00 	add.w	lr, r1, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    41f6:	f501 5040 	add.w	r0, r1, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    41fa:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    41fe:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    4202:	60df      	str	r7, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    4204:	f8c3 e010 	str.w	lr, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    4208:	6158      	str	r0, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    420a:	6199      	str	r1, [r3, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
    420c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    4210:	2b00      	cmp	r3, #0
    4212:	d1fb      	bne.n	420c <isr+0x514>
	}
	endpoint0_transfer_ack.next = 1;
    4214:	4a30      	ldr	r2, [pc, #192]	; (42d8 <isr+0x5e0>)
    4216:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    4218:	f248 0180 	movw	r1, #32896	; 0x8080
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    421c:	64f3      	str	r3, [r6, #76]	; 0x4c
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    421e:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    4220:	f44f 3080 	mov.w	r0, #65536	; 0x10000
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    4224:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    4226:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    4228:	f8c5 b1bc 	str.w	fp, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    422c:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    4230:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    4232:	ea41 0300 	orr.w	r3, r1, r0
    4236:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    423a:	f8c9 0000 	str.w	r0, [r9]
	while (USB1_ENDPTPRIME) ;
    423e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    4242:	2b00      	cmp	r3, #0
    4244:	d1fb      	bne.n	423e <isr+0x546>
    4246:	e5b8      	b.n	3dba <isr+0xc2>

static void endpoint0_complete(void)
{
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
    4248:	482d      	ldr	r0, [pc, #180]	; (4300 <isr+0x608>)
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    424a:	f242 0421 	movw	r4, #8225	; 0x2021
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    424e:	2600      	movs	r6, #0

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    4250:	8805      	ldrh	r5, [r0, #0]
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    4252:	600e      	str	r6, [r1, #0]

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    4254:	42a5      	cmp	r5, r4

static void endpoint0_complete(void)
{
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
    4256:	6840      	ldr	r0, [r0, #4]
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    4258:	f47f ae10 	bne.w	3e7c <isr+0x184>
    425c:	b281      	uxth	r1, r0
    425e:	2900      	cmp	r1, #0
    4260:	f47f ae0c 	bne.w	3e7c <isr+0x184>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    4264:	4929      	ldr	r1, [pc, #164]	; (430c <isr+0x614>)
    4266:	4c2a      	ldr	r4, [pc, #168]	; (4310 <isr+0x618>)
    4268:	c903      	ldmia	r1, {r0, r1}
    426a:	0c0d      	lsrs	r5, r1, #16
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    426c:	2886      	cmp	r0, #134	; 0x86
	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    426e:	6020      	str	r0, [r4, #0]
    4270:	80a1      	strh	r1, [r4, #4]
    4272:	71a5      	strb	r5, [r4, #6]
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    4274:	f47f ae02 	bne.w	3e7c <isr+0x184>
}


void usb_start_sof_interrupts(int interface)
{
	__disable_irq();
    4278:	b672      	cpsid	i
	sof_usage |= (1 << interface);
    427a:	4826      	ldr	r0, [pc, #152]	; (4314 <isr+0x61c>)
    427c:	7801      	ldrb	r1, [r0, #0]
    427e:	f041 0104 	orr.w	r1, r1, #4
    4282:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
    4284:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
    4288:	0608      	lsls	r0, r1, #24
    428a:	d406      	bmi.n	429a <isr+0x5a2>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    428c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
{
	__disable_irq();
	sof_usage |= (1 << interface);
	uint32_t intr = USB1_USBINTR;
	if (!(intr & USB_USBINTR_SRE)) {
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    4290:	2080      	movs	r0, #128	; 0x80
    4292:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    4296:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	}
	__enable_irq();
    429a:	b662      	cpsie	i
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
			usb_start_sof_interrupts(NUM_INTERFACE);
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
    429c:	4a1e      	ldr	r2, [pc, #120]	; (4318 <isr+0x620>)
    429e:	2150      	movs	r1, #80	; 0x50
    42a0:	7011      	strb	r1, [r2, #0]
    42a2:	e5eb      	b.n	3e7c <isr+0x184>
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    42a4:	481d      	ldr	r0, [pc, #116]	; (431c <isr+0x624>)
					memcpy(usb_descriptor_buffer, src, datalen);
    42a6:	461a      	mov	r2, r3
    42a8:	4f13      	ldr	r7, [pc, #76]	; (42f8 <isr+0x600>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    42aa:	f890 e000 	ldrb.w	lr, [r0]
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
    42ae:	491c      	ldr	r1, [pc, #112]	; (4320 <isr+0x628>)
    42b0:	481c      	ldr	r0, [pc, #112]	; (4324 <isr+0x62c>)
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
    42b2:	9301      	str	r3, [sp, #4]
    42b4:	f1be 0f00 	cmp.w	lr, #0
    42b8:	bf08      	it	eq
    42ba:	4601      	moveq	r1, r0
    42bc:	4638      	mov	r0, r7
    42be:	f7fe ffd9 	bl	3274 <memcpy>
					usb_descriptor_buffer[1] = 7;
    42c2:	2207      	movs	r2, #7
    42c4:	9b01      	ldr	r3, [sp, #4]
    42c6:	707a      	strb	r2, [r7, #1]
    42c8:	e768      	b.n	419c <isr+0x4a4>

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
	if (sof_usage == 0) {
		USB1_USBINTR &= ~USB_USBINTR_SRE;
    42ca:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    42ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    42d2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    42d6:	e5c6      	b.n	3e66 <isr+0x16e>
    42d8:	20008020 	.word	0x20008020
    42dc:	20006b88 	.word	0x20006b88
    42e0:	402e01c0 	.word	0x402e01c0
    42e4:	20006b4c 	.word	0x20006b4c
    42e8:	20009288 	.word	0x20009288
    42ec:	20006ce8 	.word	0x20006ce8
    42f0:	20006b98 	.word	0x20006b98
    42f4:	20000c68 	.word	0x20000c68
    42f8:	20200e40 	.word	0x20200e40
    42fc:	e000ef70 	.word	0xe000ef70
    4300:	20006b80 	.word	0x20006b80
    4304:	00070080 	.word	0x00070080
    4308:	20008000 	.word	0x20008000
    430c:	20006b90 	.word	0x20006b90
    4310:	20009280 	.word	0x20009280
    4314:	20006b68 	.word	0x20006b68
    4318:	20006b78 	.word	0x20006b78
    431c:	20006b70 	.word	0x20006b70
    4320:	60001a68 	.word	0x60001a68
    4324:	60001aac 	.word	0x60001aac

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
    4328:	480a      	ldr	r0, [pc, #40]	; (4354 <isr+0x65c>)
					memcpy(usb_descriptor_buffer, src, datalen);
    432a:	461a      	mov	r2, r3
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    432c:	490a      	ldr	r1, [pc, #40]	; (4358 <isr+0x660>)
					if (usb_high_speed) src = usb_config_descriptor_480;
    432e:	7807      	ldrb	r7, [r0, #0]
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    4330:	480a      	ldr	r0, [pc, #40]	; (435c <isr+0x664>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
    4332:	9301      	str	r3, [sp, #4]
    4334:	2f00      	cmp	r7, #0
    4336:	bf08      	it	eq
    4338:	4601      	moveq	r1, r0
    433a:	4809      	ldr	r0, [pc, #36]	; (4360 <isr+0x668>)
    433c:	f7fe ff9a 	bl	3274 <memcpy>
    4340:	4f07      	ldr	r7, [pc, #28]	; (4360 <isr+0x668>)
    4342:	9b01      	ldr	r3, [sp, #4]
    4344:	e72a      	b.n	419c <isr+0x4a4>
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    4346:	0c12      	lsrs	r2, r2, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
    4348:	780b      	ldrb	r3, [r1, #0]
    434a:	4293      	cmp	r3, r2
    434c:	bf28      	it	cs
    434e:	4613      	movcs	r3, r2
    4350:	e719      	b.n	4186 <isr+0x48e>
    4352:	bf00      	nop
    4354:	20006b70 	.word	0x20006b70
    4358:	60001aac 	.word	0x60001aac
    435c:	60001a68 	.word	0x60001a68
    4360:	20200e40 	.word	0x20200e40

00004364 <usb_config_rx>:
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    4364:	2a00      	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    4366:	f1a0 0202 	sub.w	r2, r0, #2
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    436a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    436e:	bf14      	ite	ne
    4370:	2700      	movne	r7, #0
    4372:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    4376:	2a02      	cmp	r2, #2
    4378:	d901      	bls.n	437e <usb_config_rx+0x1a>
    437a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    437e:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
    4382:	f8df 9040 	ldr.w	r9, [pc, #64]	; 43c4 <usb_config_rx+0x60>
    4386:	460d      	mov	r5, r1
    4388:	4604      	mov	r4, r0
    438a:	eb0a 0609 	add.w	r6, sl, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    438e:	2100      	movs	r1, #0
    4390:	2240      	movs	r2, #64	; 0x40
    4392:	4698      	mov	r8, r3
    4394:	4630      	mov	r0, r6
    4396:	f001 fe49 	bl	602c <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    439a:	2001      	movs	r0, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    439c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
    43a0:	f84a 1009 	str.w	r1, [sl, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    43a4:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    43a8:	60b0      	str	r0, [r6, #8]
void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
    43aa:	f1b8 0f00 	cmp.w	r8, #0
    43ae:	d0e4      	beq.n	437a <usb_config_rx+0x16>
    43b0:	4b03      	ldr	r3, [pc, #12]	; (43c0 <usb_config_rx+0x5c>)
    43b2:	40a0      	lsls	r0, r4
    43b4:	681c      	ldr	r4, [r3, #0]
    43b6:	4320      	orrs	r0, r4
    43b8:	6018      	str	r0, [r3, #0]
    43ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    43be:	bf00      	nop
    43c0:	20006b64 	.word	0x20006b64
    43c4:	20009000 	.word	0x20009000

000043c8 <usb_config_tx>:
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    43c8:	2a00      	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    43ca:	f1a0 0202 	sub.w	r2, r0, #2
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    43ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    43d2:	bf14      	ite	ne
    43d4:	2700      	movne	r7, #0
    43d6:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    43da:	2a02      	cmp	r2, #2
    43dc:	d901      	bls.n	43e2 <usb_config_tx+0x1a>
    43de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    43e2:	2240      	movs	r2, #64	; 0x40

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    43e4:	01c5      	lsls	r5, r0, #7
    43e6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 442c <usb_config_tx+0x64>
    43ea:	4688      	mov	r8, r1
    43ec:	4415      	add	r5, r2
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    43ee:	2100      	movs	r1, #0
    43f0:	4604      	mov	r4, r0
    43f2:	461e      	mov	r6, r3

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    43f4:	eb05 0a09 	add.w	sl, r5, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    43f8:	4650      	mov	r0, sl
    43fa:	f001 fe17 	bl	602c <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    43fe:	2201      	movs	r2, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    4400:	ea47 4108 	orr.w	r1, r7, r8, lsl #16
    4404:	f845 1009 	str.w	r1, [r5, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    4408:	f8ca 6038 	str.w	r6, [sl, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    440c:	f8ca 2008 	str.w	r2, [sl, #8]
void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    4410:	2e00      	cmp	r6, #0
    4412:	d0e4      	beq.n	43de <usb_config_tx+0x16>
    4414:	f104 0010 	add.w	r0, r4, #16
    4418:	4b03      	ldr	r3, [pc, #12]	; (4428 <usb_config_tx+0x60>)
    441a:	4082      	lsls	r2, r0
    441c:	6818      	ldr	r0, [r3, #0]
    441e:	4302      	orrs	r2, r0
    4420:	601a      	str	r2, [r3, #0]
    4422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4426:	bf00      	nop
    4428:	20006b64 	.word	0x20006b64
    442c:	20009000 	.word	0x20009000

00004430 <usb_prepare_transfer>:


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    4430:	0412      	lsls	r2, r2, #16
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
    4432:	6081      	str	r1, [r0, #8]
	transfer->pointer1 = addr + 4096;
	transfer->pointer2 = addr + 8192;
	transfer->pointer3 = addr + 12288;
	transfer->pointer4 = addr + 16384;
	transfer->callback_param = param;
    4434:	61c3      	str	r3, [r0, #28]


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    4436:	f042 0280 	orr.w	r2, r2, #128	; 0x80
}



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
    443a:	b4f0      	push	{r4, r5, r6, r7}
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    443c:	6042      	str	r2, [r0, #4]



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    443e:	2701      	movs	r7, #1
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    4440:	f501 5680 	add.w	r6, r1, #4096	; 0x1000
	transfer->pointer2 = addr + 8192;
    4444:	f501 5500 	add.w	r5, r1, #8192	; 0x2000
	transfer->pointer3 = addr + 12288;
    4448:	f501 5440 	add.w	r4, r1, #12288	; 0x3000
	transfer->pointer4 = addr + 16384;
    444c:	f501 4280 	add.w	r2, r1, #16384	; 0x4000



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    4450:	6007      	str	r7, [r0, #0]
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    4452:	60c6      	str	r6, [r0, #12]
	transfer->pointer2 = addr + 8192;
    4454:	6105      	str	r5, [r0, #16]
	transfer->pointer3 = addr + 12288;
    4456:	6144      	str	r4, [r0, #20]
	transfer->pointer4 = addr + 16384;
    4458:	6182      	str	r2, [r0, #24]
	transfer->callback_param = param;
}
    445a:	bcf0      	pop	{r4, r5, r6, r7}
    445c:	4770      	bx	lr
    445e:	bf00      	nop

00004460 <usb_transmit>:
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    4460:	1e83      	subs	r3, r0, #2
    4462:	2b02      	cmp	r3, #2
    4464:	d900      	bls.n	4468 <usb_transmit+0x8>
    4466:	4770      	bx	lr
		count--;
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
    4468:	b430      	push	{r4, r5}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
    446a:	4b06      	ldr	r3, [pc, #24]	; (4484 <usb_transmit+0x24>)
    446c:	f100 0410 	add.w	r4, r0, #16
    4470:	2501      	movs	r5, #1
    4472:	460a      	mov	r2, r1
    4474:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
    4478:	fa05 f104 	lsl.w	r1, r5, r4
}
    447c:	bc30      	pop	{r4, r5}
void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
    447e:	f7ff bb97 	b.w	3bb0 <schedule_transfer>
    4482:	bf00      	nop
    4484:	20009040 	.word	0x20009040

00004488 <usb_receive>:
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    4488:	1e83      	subs	r3, r0, #2
    448a:	2b02      	cmp	r3, #2
    448c:	d900      	bls.n	4490 <usb_receive+0x8>
    448e:	4770      	bx	lr
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
    4490:	b410      	push	{r4}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
    4492:	4b05      	ldr	r3, [pc, #20]	; (44a8 <usb_receive+0x20>)
    4494:	2401      	movs	r4, #1
    4496:	460a      	mov	r2, r1
    4498:	fa04 f100 	lsl.w	r1, r4, r0
    449c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
    44a0:	f85d 4b04 	ldr.w	r4, [sp], #4
void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
    44a4:	f7ff bb84 	b.w	3bb0 <schedule_transfer>
    44a8:	20009000 	.word	0x20009000

000044ac <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
    44ac:	6840      	ldr	r0, [r0, #4]
#endif
}
    44ae:	4770      	bx	lr

000044b0 <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    44b0:	4a12      	ldr	r2, [pc, #72]	; (44fc <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    44b2:	4b13      	ldr	r3, [pc, #76]	; (4500 <usb_init_serialnumber+0x50>)
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    44b4:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
    44b8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    44bc:	4298      	cmp	r0, r3
	{'M','T','P'}
};
#endif

void usb_init_serialnumber(void)
{
    44be:	b510      	push	{r4, lr}
    44c0:	b084      	sub	sp, #16
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    44c2:	d802      	bhi.n	44ca <usb_init_serialnumber+0x1a>
    44c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    44c8:	0040      	lsls	r0, r0, #1
    44ca:	4c0e      	ldr	r4, [pc, #56]	; (4504 <usb_init_serialnumber+0x54>)
	ultoa(num, buf, 10);
    44cc:	a901      	add	r1, sp, #4
    44ce:	220a      	movs	r2, #10
    44d0:	f000 ff5a 	bl	5388 <ultoa>
    44d4:	a901      	add	r1, sp, #4
	for (i=0; i<10; i++) {
    44d6:	2300      	movs	r3, #0
    44d8:	4620      	mov	r0, r4
		char c = buf[i];
    44da:	f811 2b01 	ldrb.w	r2, [r1], #1
    44de:	3301      	adds	r3, #1
		if (!c) break;
    44e0:	b13a      	cbz	r2, 44f2 <usb_init_serialnumber+0x42>

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    44e2:	2b0a      	cmp	r3, #10
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    44e4:	f820 2f02 	strh.w	r2, [r0, #2]!

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    44e8:	d1f7      	bne.n	44da <usb_init_serialnumber+0x2a>
    44ea:	2316      	movs	r3, #22
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    44ec:	7023      	strb	r3, [r4, #0]
}
    44ee:	b004      	add	sp, #16
    44f0:	bd10      	pop	{r4, pc}
    44f2:	005b      	lsls	r3, r3, #1
    44f4:	b2db      	uxtb	r3, r3
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    44f6:	7023      	strb	r3, [r4, #0]
}
    44f8:	b004      	add	sp, #16
    44fa:	bd10      	pop	{r4, pc}
    44fc:	401f4400 	.word	0x401f4400
    4500:	0098967f 	.word	0x0098967f
    4504:	200045f0 	.word	0x200045f0

00004508 <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
    4508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    450a:	4914      	ldr	r1, [pc, #80]	; (455c <rx_queue_transfer+0x54>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    450c:	f44f 3700 	mov.w	r7, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4510:	4d13      	ldr	r5, [pc, #76]	; (4560 <rx_queue_transfer+0x58>)
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
    4512:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    4514:	eb01 2440 	add.w	r4, r1, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4518:	4e12      	ldr	r6, [pc, #72]	; (4564 <rx_queue_transfer+0x5c>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    451a:	4a13      	ldr	r2, [pc, #76]	; (4568 <rx_queue_transfer+0x60>)
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    451c:	eb05 1540 	add.w	r5, r5, r0, lsl #5
    4520:	4621      	mov	r1, r4
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4522:	6017      	str	r7, [r2, #0]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4524:	4628      	mov	r0, r5
    4526:	8832      	ldrh	r2, [r6, #0]
    4528:	f7ff ff82 	bl	4430 <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    452c:	8831      	ldrh	r1, [r6, #0]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    452e:	f024 031f 	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    4532:	4421      	add	r1, r4
	asm volatile("": : :"memory");
	asm("dsb");
    4534:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    4538:	4a0c      	ldr	r2, [pc, #48]	; (456c <rx_queue_transfer+0x64>)
    453a:	6013      	str	r3, [r2, #0]
		location += 32;
    453c:	3320      	adds	r3, #32
	} while (location < end_addr);
    453e:	4299      	cmp	r1, r3
    4540:	d8fb      	bhi.n	453a <rx_queue_transfer+0x32>
	asm("dsb");
    4542:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4546:	f3bf 8f6f 	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    454a:	2003      	movs	r0, #3
    454c:	4629      	mov	r1, r5
    454e:	f7ff ff9b 	bl	4488 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    4552:	4b07      	ldr	r3, [pc, #28]	; (4570 <rx_queue_transfer+0x68>)
    4554:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4558:	601a      	str	r2, [r3, #0]
    455a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    455c:	20200ea0 	.word	0x20200ea0
    4560:	20006bc0 	.word	0x20006bc0
    4564:	20006cce 	.word	0x20006cce
    4568:	e000e18c 	.word	0xe000e18c
    456c:	e000ef5c 	.word	0xe000ef5c
    4570:	e000e10c 	.word	0xe000e10c

00004574 <rx_event>:
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    4574:	4a24      	ldr	r2, [pc, #144]	; (4608 <rx_event+0x94>)
    4576:	6843      	ldr	r3, [r0, #4]
	NVIC_ENABLE_IRQ(IRQ_USB1);
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
    4578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    457c:	f3c3 430e 	ubfx	r3, r3, #16, #15
    4580:	8814      	ldrh	r4, [r2, #0]
	int i = t->callback_param;
    4582:	69c5      	ldr	r5, [r0, #28]
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    4584:	1ae4      	subs	r4, r4, r3
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
    4586:	2c00      	cmp	r4, #0
    4588:	dd38      	ble.n	45fc <rx_event+0x88>
		// received a packet with data
		uint32_t head = rx_head;
    458a:	4920      	ldr	r1, [pc, #128]	; (460c <rx_event+0x98>)
		if (head != rx_tail) {
    458c:	4a20      	ldr	r2, [pc, #128]	; (4610 <rx_event+0x9c>)
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    458e:	780b      	ldrb	r3, [r1, #0]
		if (head != rx_tail) {
    4590:	7812      	ldrb	r2, [r2, #0]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    4592:	b2db      	uxtb	r3, r3
		if (head != rx_tail) {
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    4594:	481f      	ldr	r0, [pc, #124]	; (4614 <rx_event+0xa0>)
			uint32_t count = rx_count[ii];
    4596:	4e20      	ldr	r6, [pc, #128]	; (4618 <rx_event+0xa4>)
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
		if (head != rx_tail) {
    4598:	4293      	cmp	r3, r2
    459a:	d007      	beq.n	45ac <rx_event+0x38>
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    459c:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    45a0:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    45a4:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
    45a8:	4294      	cmp	r4, r2
    45aa:	d912      	bls.n	45d2 <rx_event+0x5e>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    45ac:	3301      	adds	r3, #1
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
    45ae:	2200      	movs	r2, #0
    45b0:	4f1a      	ldr	r7, [pc, #104]	; (461c <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    45b2:	2b08      	cmp	r3, #8
				// TODO: trigger serialEvent
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
    45b4:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		rx_index[i] = 0;
    45b8:	f827 2015 	strh.w	r2, [r7, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
		rx_head = head;
		rx_available += len;
    45bc:	4e18      	ldr	r6, [pc, #96]	; (4620 <rx_event+0xac>)
    45be:	bf94      	ite	ls
    45c0:	b2da      	uxtbls	r2, r3
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    45c2:	4613      	movhi	r3, r2
		rx_list[head] = i;
		rx_head = head;
    45c4:	700a      	strb	r2, [r1, #0]
		rx_available += len;
    45c6:	6832      	ldr	r2, [r6, #0]
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
    45c8:	54c5      	strb	r5, [r0, r3]
		rx_head = head;
		rx_available += len;
    45ca:	4414      	add	r4, r2
    45cc:	6034      	str	r4, [r6, #0]
    45ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    45d2:	4b14      	ldr	r3, [pc, #80]	; (4624 <rx_event+0xb0>)
    45d4:	eb07 2048 	add.w	r0, r7, r8, lsl #9
    45d8:	4622      	mov	r2, r4
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    45da:	4427      	add	r7, r4
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    45dc:	eb03 2145 	add.w	r1, r3, r5, lsl #9
    45e0:	4418      	add	r0, r3
    45e2:	f7fe fe47 	bl	3274 <memcpy>
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
    45e6:	4a0e      	ldr	r2, [pc, #56]	; (4620 <rx_event+0xac>)
				rx_queue_transfer(i);
    45e8:	4628      	mov	r0, r5
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    45ea:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    45ee:	6813      	ldr	r3, [r2, #0]
    45f0:	441c      	add	r4, r3
    45f2:	6014      	str	r4, [r2, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
    45f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
				rx_queue_transfer(i);
    45f8:	f7ff bf86 	b.w	4508 <rx_queue_transfer>
		rx_head = head;
		rx_available += len;
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
    45fc:	4628      	mov	r0, r5
	}
}
    45fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_head = head;
		rx_available += len;
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
    4602:	f7ff bf81 	b.w	4508 <rx_queue_transfer>
    4606:	bf00      	nop
    4608:	20006cce 	.word	0x20006cce
    460c:	20006ce4 	.word	0x20006ce4
    4610:	20006cc0 	.word	0x20006cc0
    4614:	20006cc4 	.word	0x20006cc4
    4618:	20006cd0 	.word	0x20006cd0
    461c:	20006b9c 	.word	0x20006b9c
    4620:	20006ce0 	.word	0x20006ce0
    4624:	20200ea0 	.word	0x20200ea0

00004628 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    4628:	4b1e      	ldr	r3, [pc, #120]	; (46a4 <usb_serial_flush_callback+0x7c>)
    462a:	781a      	ldrb	r2, [r3, #0]
    462c:	b95a      	cbnz	r2, 4646 <usb_serial_flush_callback+0x1e>
    462e:	f002 03ff 	and.w	r3, r2, #255	; 0xff
	if (!usb_configuration) return;
    4632:	4a1d      	ldr	r2, [pc, #116]	; (46a8 <usb_serial_flush_callback+0x80>)
    4634:	7812      	ldrb	r2, [r2, #0]
    4636:	b132      	cbz	r2, 4646 <usb_serial_flush_callback+0x1e>
	tx_available = 0;
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
    4638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
    463c:	4d1b      	ldr	r5, [pc, #108]	; (46ac <usb_serial_flush_callback+0x84>)
    463e:	882a      	ldrh	r2, [r5, #0]
    4640:	b912      	cbnz	r2, 4648 <usb_serial_flush_callback+0x20>
    4642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4646:	4770      	bx	lr
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    4648:	4e19      	ldr	r6, [pc, #100]	; (46b0 <usb_serial_flush_callback+0x88>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    464a:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    464e:	4f19      	ldr	r7, [pc, #100]	; (46b4 <usb_serial_flush_callback+0x8c>)
    4650:	7831      	ldrb	r1, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    4652:	4642      	mov	r2, r8
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    4654:	4c18      	ldr	r4, [pc, #96]	; (46b8 <usb_serial_flush_callback+0x90>)
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    4656:	eb07 1741 	add.w	r7, r7, r1, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    465a:	eb04 24c1 	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    465e:	4638      	mov	r0, r7
    4660:	4621      	mov	r1, r4
    4662:	f7ff fee5 	bl	4430 <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    4666:	eb08 0204 	add.w	r2, r8, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    466a:	f024 011f 	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    466e:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    4672:	4b12      	ldr	r3, [pc, #72]	; (46bc <usb_serial_flush_callback+0x94>)
    4674:	6019      	str	r1, [r3, #0]
		location += 32;
    4676:	3120      	adds	r1, #32
	} while (location < end_addr);
    4678:	428a      	cmp	r2, r1
    467a:	d8fb      	bhi.n	4674 <usb_serial_flush_callback+0x4c>
	asm("dsb");
    467c:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4680:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    4684:	2004      	movs	r0, #4
    4686:	4639      	mov	r1, r7
    4688:	f7ff feea 	bl	4460 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    468c:	7833      	ldrb	r3, [r6, #0]
    468e:	4a08      	ldr	r2, [pc, #32]	; (46b0 <usb_serial_flush_callback+0x88>)
    4690:	3301      	adds	r3, #1
    4692:	b2db      	uxtb	r3, r3
    4694:	2b03      	cmp	r3, #3
    4696:	bf88      	it	hi
    4698:	2300      	movhi	r3, #0
    469a:	7013      	strb	r3, [r2, #0]
	tx_available = 0;
    469c:	2300      	movs	r3, #0
    469e:	802b      	strh	r3, [r5, #0]
    46a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    46a4:	20006bae 	.word	0x20006bae
    46a8:	20006b98 	.word	0x20006b98
    46ac:	20006ce6 	.word	0x20006ce6
    46b0:	20006baf 	.word	0x20006baf
    46b4:	20006d00 	.word	0x20006d00
    46b8:	20201ea0 	.word	0x20201ea0
    46bc:	e000ef70 	.word	0xe000ef70

000046c0 <usb_serial_write.part.1>:
{
	USB1_GPTIMER0CTRL = 0;
}


int usb_serial_write(const void *buffer, uint32_t size)
    46c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46c4:	b085      	sub	sp, #20
    46c6:	9002      	str	r0, [sp, #8]
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    46c8:	9101      	str	r1, [sp, #4]
    46ca:	2900      	cmp	r1, #0
    46cc:	f000 80a2 	beq.w	4814 <usb_serial_write.part.1+0x154>
    46d0:	2300      	movs	r3, #0
    46d2:	f8df 815c 	ldr.w	r8, [pc, #348]	; 4830 <usb_serial_write.part.1+0x170>
    46d6:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4824 <usb_serial_write.part.1+0x164>
    46da:	9300      	str	r3, [sp, #0]
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
    46dc:	4e4e      	ldr	r6, [pc, #312]	; (4818 <usb_serial_write.part.1+0x158>)
    46de:	f8b8 3000 	ldrh.w	r3, [r8]
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    46e2:	f8df a150 	ldr.w	sl, [pc, #336]	; 4834 <usb_serial_write.part.1+0x174>
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
	do {
		SCB_CACHE_DCCIMVAC = location;
    46e6:	f8df b150 	ldr.w	fp, [pc, #336]	; 4838 <usb_serial_write.part.1+0x178>
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
    46ea:	4a4c      	ldr	r2, [pc, #304]	; (481c <usb_serial_write.part.1+0x15c>)
    46ec:	7814      	ldrb	r4, [r2, #0]
    46ee:	4a4c      	ldr	r2, [pc, #304]	; (4820 <usb_serial_write.part.1+0x160>)
    46f0:	eb02 1744 	add.w	r7, r2, r4, lsl #5
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    46f4:	2b00      	cmp	r3, #0
    46f6:	d16e      	bne.n	47d6 <usb_serial_write.part.1+0x116>
    46f8:	461d      	mov	r5, r3
    46fa:	461c      	mov	r4, r3
    46fc:	e014      	b.n	4728 <usb_serial_write.part.1+0x68>
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    46fe:	f899 3000 	ldrb.w	r3, [r9]
				}
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
    4702:	b904      	cbnz	r4, 4706 <usb_serial_write.part.1+0x46>
				wait_begin_at = systick_millis_count;
    4704:	6835      	ldr	r5, [r6, #0]
    4706:	2401      	movs	r4, #1
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    4708:	2b00      	cmp	r3, #0
    470a:	d15e      	bne.n	47ca <usb_serial_write.part.1+0x10a>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    470c:	6833      	ldr	r3, [r6, #0]
    470e:	1b5b      	subs	r3, r3, r5
    4710:	2b78      	cmp	r3, #120	; 0x78
    4712:	d879      	bhi.n	4808 <usb_serial_write.part.1+0x148>
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    4714:	f89a 3000 	ldrb.w	r3, [sl]
    4718:	2b00      	cmp	r3, #0
    471a:	d056      	beq.n	47ca <usb_serial_write.part.1+0x10a>
			yield();
    471c:	f000 fde4 	bl	52e8 <yield>
	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    4720:	f8b8 3000 	ldrh.w	r3, [r8]
    4724:	2b00      	cmp	r3, #0
    4726:	d154      	bne.n	47d2 <usb_serial_write.part.1+0x112>
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
    4728:	4638      	mov	r0, r7
    472a:	f7ff febf 	bl	44ac <usb_transfer_status>
			if (!(status & 0x80)) {
    472e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    4732:	4a3c      	ldr	r2, [pc, #240]	; (4824 <usb_serial_write.part.1+0x164>)
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
			if (!(status & 0x80)) {
    4734:	d1e3      	bne.n	46fe <usb_serial_write.part.1+0x3e>
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    4736:	f44f 6300 	mov.w	r3, #2048	; 0x800
    473a:	4a38      	ldr	r2, [pc, #224]	; (481c <usb_serial_write.part.1+0x15c>)
				transmit_previous_timeout = 0;
    473c:	f889 0000 	strb.w	r0, [r9]
    4740:	7814      	ldrb	r4, [r2, #0]
    4742:	461a      	mov	r2, r3
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    4744:	f8a8 3000 	strh.w	r3, [r8]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    4748:	02e4      	lsls	r4, r4, #11
		if (size >= tx_available) {
    474a:	9d01      	ldr	r5, [sp, #4]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    474c:	4936      	ldr	r1, [pc, #216]	; (4828 <usb_serial_write.part.1+0x168>)
    474e:	4420      	add	r0, r4
		if (size >= tx_available) {
    4750:	4295      	cmp	r5, r2
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    4752:	4408      	add	r0, r1
		if (size >= tx_available) {
    4754:	d343      	bcc.n	47de <usb_serial_write.part.1+0x11e>
			memcpy(txdata, data, tx_available);
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    4756:	440c      	add	r4, r1
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
		if (size >= tx_available) {
			memcpy(txdata, data, tx_available);
    4758:	9902      	ldr	r1, [sp, #8]
    475a:	f7fe fd8b 	bl	3274 <memcpy>
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    475e:	2300      	movs	r3, #0
    4760:	4621      	mov	r1, r4
    4762:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4766:	4638      	mov	r0, r7
    4768:	f7ff fe62 	bl	4430 <usb_prepare_transfer>
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    476c:	f024 031f 	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    4770:	f504 6400 	add.w	r4, r4, #2048	; 0x800
	asm volatile("": : :"memory");
	asm("dsb");
    4774:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    4778:	f8cb 3000 	str.w	r3, [fp]
		location += 32;
    477c:	3320      	adds	r3, #32
	} while (location < end_addr);
    477e:	429c      	cmp	r4, r3
    4780:	d8fa      	bhi.n	4778 <usb_serial_write.part.1+0xb8>
	asm("dsb");
    4782:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4786:	f3bf 8f6f 	isb	sy
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    478a:	2004      	movs	r0, #4
    478c:	4639      	mov	r1, r7
    478e:	f7ff fe67 	bl	4460 <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    4792:	4b22      	ldr	r3, [pc, #136]	; (481c <usb_serial_write.part.1+0x15c>)
    4794:	4a21      	ldr	r2, [pc, #132]	; (481c <usb_serial_write.part.1+0x15c>)
			size -= tx_available;
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
    4796:	2100      	movs	r1, #0
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
    4798:	781b      	ldrb	r3, [r3, #0]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    479a:	4824      	ldr	r0, [pc, #144]	; (482c <usb_serial_write.part.1+0x16c>)
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
    479c:	3301      	adds	r3, #1
    479e:	b2db      	uxtb	r3, r3
    47a0:	2b03      	cmp	r3, #3
    47a2:	bf88      	it	hi
    47a4:	2300      	movhi	r3, #0
    47a6:	7013      	strb	r3, [r2, #0]
			size -= tx_available;
    47a8:	f8b8 2000 	ldrh.w	r2, [r8]
			sent += tx_available;
    47ac:	9b00      	ldr	r3, [sp, #0]
			data += tx_available;
			tx_available = 0;
    47ae:	f8a8 1000 	strh.w	r1, [r8]
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
			size -= tx_available;
			sent += tx_available;
    47b2:	4413      	add	r3, r2
    47b4:	9300      	str	r3, [sp, #0]
			data += tx_available;
    47b6:	9b02      	ldr	r3, [sp, #8]
    47b8:	4413      	add	r3, r2
    47ba:	9302      	str	r3, [sp, #8]
    47bc:	460b      	mov	r3, r1
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    47be:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    47c2:	9901      	ldr	r1, [sp, #4]
    47c4:	1a8a      	subs	r2, r1, r2
    47c6:	9201      	str	r2, [sp, #4]
    47c8:	d18f      	bne.n	46ea <usb_serial_write.part.1+0x2a>
    47ca:	9800      	ldr	r0, [sp, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    47cc:	b005      	add	sp, #20
    47ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    47d2:	4a12      	ldr	r2, [pc, #72]	; (481c <usb_serial_write.part.1+0x15c>)
    47d4:	7814      	ldrb	r4, [r2, #0]
    47d6:	461a      	mov	r2, r3
    47d8:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    47dc:	e7b4      	b.n	4748 <usb_serial_write.part.1+0x88>
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
    47de:	9c01      	ldr	r4, [sp, #4]
    47e0:	9902      	ldr	r1, [sp, #8]
    47e2:	4622      	mov	r2, r4
    47e4:	9303      	str	r3, [sp, #12]
    47e6:	f7fe fd45 	bl	3274 <memcpy>
			tx_available -= size;
    47ea:	9b03      	ldr	r3, [sp, #12]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    47ec:	4a0f      	ldr	r2, [pc, #60]	; (482c <usb_serial_write.part.1+0x16c>)
    47ee:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
			tx_available -= size;
    47f2:	1b1b      	subs	r3, r3, r4
    47f4:	f8a8 3000 	strh.w	r3, [r8]
    47f8:	9b00      	ldr	r3, [sp, #0]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    47fa:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
    47fe:	4618      	mov	r0, r3
    4800:	4420      	add	r0, r4
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    4802:	b005      	add	sp, #20
    4804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    4808:	2301      	movs	r3, #1
				return sent;
    480a:	9800      	ldr	r0, [sp, #0]
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    480c:	7013      	strb	r3, [r2, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    480e:	b005      	add	sp, #20
    4810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    4814:	9801      	ldr	r0, [sp, #4]
    4816:	e7d9      	b.n	47cc <usb_serial_write.part.1+0x10c>
    4818:	20006b4c 	.word	0x20006b4c
    481c:	20006baf 	.word	0x20006baf
    4820:	20006d00 	.word	0x20006d00
    4824:	20006ce5 	.word	0x20006ce5
    4828:	20201ea0 	.word	0x20201ea0
    482c:	402e0000 	.word	0x402e0000
    4830:	20006ce6 	.word	0x20006ce6
    4834:	20006b98 	.word	0x20006b98
    4838:	e000ef70 	.word	0xe000ef70

0000483c <usb_serial_reset>:
static void rx_queue_transfer(int i);
static void rx_event(transfer_t *t);


void usb_serial_reset(void)
{
    483c:	4770      	bx	lr
    483e:	bf00      	nop

00004840 <usb_serial_configure>:
void usb_serial_configure(void)
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    4840:	4b31      	ldr	r3, [pc, #196]	; (4908 <usb_serial_configure+0xc8>)
	printf("usb_serial_reset\n");
	// deallocate all transfer descriptors
}

void usb_serial_configure(void)
{
    4842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    4846:	781b      	ldrb	r3, [r3, #0]
		tx_packet_size = CDC_TX_SIZE_480;
    4848:	4f30      	ldr	r7, [pc, #192]	; (490c <usb_serial_configure+0xcc>)
void usb_serial_configure(void)
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    484a:	2b00      	cmp	r3, #0
    484c:	d054      	beq.n	48f8 <usb_serial_configure+0xb8>
		tx_packet_size = CDC_TX_SIZE_480;
    484e:	f44f 7300 	mov.w	r3, #512	; 0x200
		rx_packet_size = CDC_RX_SIZE_480;
    4852:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 4940 <usb_serial_configure+0x100>
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
    4856:	803b      	strh	r3, [r7, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    4858:	f8a8 3000 	strh.w	r3, [r8]
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    485c:	2100      	movs	r1, #0
    485e:	2280      	movs	r2, #128	; 0x80
    4860:	482b      	ldr	r0, [pc, #172]	; (4910 <usb_serial_configure+0xd0>)
	tx_head = 0;
    4862:	460d      	mov	r5, r1
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    4864:	4e2b      	ldr	r6, [pc, #172]	; (4914 <usb_serial_configure+0xd4>)
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    4866:	f001 fbe1 	bl	602c <memset>
	tx_head = 0;
    486a:	4c2b      	ldr	r4, [pc, #172]	; (4918 <usb_serial_configure+0xd8>)
	tx_available = 0;
    486c:	4b2b      	ldr	r3, [pc, #172]	; (491c <usb_serial_configure+0xdc>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    486e:	4629      	mov	r1, r5
    4870:	f44f 7280 	mov.w	r2, #256	; 0x100
    4874:	482a      	ldr	r0, [pc, #168]	; (4920 <usb_serial_configure+0xe0>)
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
    4876:	7025      	strb	r5, [r4, #0]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    4878:	462c      	mov	r4, r5
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
    487a:	801d      	strh	r5, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    487c:	f001 fbd6 	bl	602c <memset>
	memset(rx_count, 0, sizeof(rx_count));
    4880:	6035      	str	r5, [r6, #0]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    4882:	462b      	mov	r3, r5
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    4884:	6075      	str	r5, [r6, #4]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    4886:	462a      	mov	r2, r5
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    4888:	60b5      	str	r5, [r6, #8]
    488a:	60f5      	str	r5, [r6, #12]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    488c:	4925      	ldr	r1, [pc, #148]	; (4924 <usb_serial_configure+0xe4>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
    488e:	4e26      	ldr	r6, [pc, #152]	; (4928 <usb_serial_configure+0xe8>)
	rx_head = 0;
	rx_tail = 0;
    4890:	4826      	ldr	r0, [pc, #152]	; (492c <usb_serial_configure+0xec>)
	rx_available = 0;
    4892:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 4944 <usb_serial_configure+0x104>
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    4896:	700d      	strb	r5, [r1, #0]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    4898:	2110      	movs	r1, #16
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
    489a:	7005      	strb	r5, [r0, #0]
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    489c:	2002      	movs	r0, #2
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
    489e:	6035      	str	r5, [r6, #0]
    48a0:	6075      	str	r5, [r6, #4]
    48a2:	60b5      	str	r5, [r6, #8]
    48a4:	60f5      	str	r5, [r6, #12]
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
    48a6:	f8ce 5000 	str.w	r5, [lr]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    48aa:	f7ff fd8d 	bl	43c8 <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    48ae:	f8b8 1000 	ldrh.w	r1, [r8]
    48b2:	462a      	mov	r2, r5
    48b4:	4b1e      	ldr	r3, [pc, #120]	; (4930 <usb_serial_configure+0xf0>)
    48b6:	2003      	movs	r0, #3
    48b8:	f7ff fd54 	bl	4364 <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    48bc:	462b      	mov	r3, r5
    48be:	8839      	ldrh	r1, [r7, #0]
    48c0:	2201      	movs	r2, #1
    48c2:	2004      	movs	r0, #4
    48c4:	f7ff fd80 	bl	43c8 <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    48c8:	4620      	mov	r0, r4
    48ca:	3401      	adds	r4, #1
    48cc:	f7ff fe1c 	bl	4508 <rx_queue_transfer>
    48d0:	2c08      	cmp	r4, #8
    48d2:	d1f9      	bne.n	48c8 <usb_serial_configure+0x88>
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
	USB1_GPTIMER0CTRL = 0;
    48d4:	4b17      	ldr	r3, [pc, #92]	; (4934 <usb_serial_configure+0xf4>)
	USB1_GPTIMER0LD = microseconds - 1;
    48d6:	224a      	movs	r2, #74	; 0x4a
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    48d8:	4817      	ldr	r0, [pc, #92]	; (4938 <usb_serial_configure+0xf8>)
	USB1_GPTIMER0CTRL = 0;
    48da:	2100      	movs	r1, #0
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    48dc:	4c17      	ldr	r4, [pc, #92]	; (493c <usb_serial_configure+0xfc>)
    48de:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    48e0:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    48e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    48e8:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    48ec:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    48f0:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    48f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    48f8:	2340      	movs	r3, #64	; 0x40
		rx_packet_size = CDC_RX_SIZE_12;
    48fa:	f8df 8044 	ldr.w	r8, [pc, #68]	; 4940 <usb_serial_configure+0x100>
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    48fe:	803b      	strh	r3, [r7, #0]
		rx_packet_size = CDC_RX_SIZE_12;
    4900:	f8a8 3000 	strh.w	r3, [r8]
    4904:	e7aa      	b.n	485c <usb_serial_configure+0x1c>
    4906:	bf00      	nop
    4908:	20006b70 	.word	0x20006b70
    490c:	20006bac 	.word	0x20006bac
    4910:	20006d00 	.word	0x20006d00
    4914:	20006cd0 	.word	0x20006cd0
    4918:	20006baf 	.word	0x20006baf
    491c:	20006ce6 	.word	0x20006ce6
    4920:	20006bc0 	.word	0x20006bc0
    4924:	20006ce4 	.word	0x20006ce4
    4928:	20006b9c 	.word	0x20006b9c
    492c:	20006cc0 	.word	0x20006cc0
    4930:	00004575 	.word	0x00004575
    4934:	402e0000 	.word	0x402e0000
    4938:	20006b60 	.word	0x20006b60
    493c:	00004629 	.word	0x00004629
    4940:	20006cce 	.word	0x20006cce
    4944:	20006ce0 	.word	0x20006ce0

00004948 <usb_serial_read>:
int usb_serial_read(void *buffer, uint32_t size)
{
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    4948:	4b31      	ldr	r3, [pc, #196]	; (4a10 <usb_serial_read+0xc8>)
    494a:	f44f 3200 	mov.w	r2, #131072	; 0x20000

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    494e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    4952:	601a      	str	r2, [r3, #0]

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    4954:	b083      	sub	sp, #12
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    4956:	4b2f      	ldr	r3, [pc, #188]	; (4a14 <usb_serial_read+0xcc>)
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    4958:	4689      	mov	r9, r1
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    495a:	781c      	ldrb	r4, [r3, #0]
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    495c:	2900      	cmp	r1, #0
    495e:	d053      	beq.n	4a08 <usb_serial_read+0xc0>
    4960:	4b2d      	ldr	r3, [pc, #180]	; (4a18 <usb_serial_read+0xd0>)
    4962:	b2e4      	uxtb	r4, r4
    4964:	781b      	ldrb	r3, [r3, #0]
    4966:	429c      	cmp	r4, r3
    4968:	d050      	beq.n	4a0c <usb_serial_read+0xc4>
    496a:	4682      	mov	sl, r0
    496c:	2700      	movs	r7, #0
    496e:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 4a30 <usb_serial_read+0xe8>
		if (++tail > RX_NUM) tail = 0;
    4972:	3401      	adds	r4, #1
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    4974:	4b29      	ldr	r3, [pc, #164]	; (4a1c <usb_serial_read+0xd4>)
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
    4976:	ebc7 0809 	rsb	r8, r7, r9
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    497a:	4650      	mov	r0, sl
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    497c:	2c09      	cmp	r4, #9
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    497e:	9301      	str	r3, [sp, #4]
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
    4980:	4b27      	ldr	r3, [pc, #156]	; (4a20 <usb_serial_read+0xd8>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    4982:	bf28      	it	cs
    4984:	2400      	movcs	r4, #0
		uint32_t i = rx_list[tail];
    4986:	5d1d      	ldrb	r5, [r3, r4]
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    4988:	4b24      	ldr	r3, [pc, #144]	; (4a1c <usb_serial_read+0xd4>)
    498a:	f833 e015 	ldrh.w	lr, [r3, r5, lsl #1]
    498e:	4b25      	ldr	r3, [pc, #148]	; (4a24 <usb_serial_read+0xdc>)
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    4990:	eb0e 2145 	add.w	r1, lr, r5, lsl #9
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    4994:	f833 6015 	ldrh.w	r6, [r3, r5, lsl #1]
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    4998:	4b23      	ldr	r3, [pc, #140]	; (4a28 <usb_serial_read+0xe0>)
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    499a:	ebce 0606 	rsb	r6, lr, r6
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    499e:	4419      	add	r1, r3
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
    49a0:	45b0      	cmp	r8, r6
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    49a2:	4632      	mov	r2, r6
			p += avail;
			rx_available -= avail;
			count += avail;
    49a4:	4437      	add	r7, r6
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
    49a6:	d219      	bcs.n	49dc <usb_serial_read+0x94>
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    49a8:	eb0e 2145 	add.w	r1, lr, r5, lsl #9
    49ac:	4642      	mov	r2, r8
    49ae:	4419      	add	r1, r3
    49b0:	f7fe fc60 	bl	3274 <memcpy>
			rx_available -= len;
			rx_index[i] += len;
    49b4:	9b01      	ldr	r3, [sp, #4]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    49b6:	f8db 1000 	ldr.w	r1, [fp]
    49ba:	4648      	mov	r0, r9
			rx_index[i] += len;
    49bc:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    49c0:	ebc8 0101 	rsb	r1, r8, r1
			rx_index[i] += len;
    49c4:	4490      	add	r8, r2
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    49c6:	f8cb 1000 	str.w	r1, [fp]
			rx_index[i] += len;
    49ca:	f823 8015 	strh.w	r8, [r3, r5, lsl #1]
			count += avail;
			rx_tail = tail;
			rx_queue_transfer(i);
		}
	}
	NVIC_ENABLE_IRQ(IRQ_USB1);
    49ce:	4b17      	ldr	r3, [pc, #92]	; (4a2c <usb_serial_read+0xe4>)
    49d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    49d4:	601a      	str	r2, [r3, #0]
	return count;
}
    49d6:	b003      	add	sp, #12
    49d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    49dc:	f7fe fc4a 	bl	3274 <memcpy>
			p += avail;
			rx_available -= avail;
    49e0:	f8db 2000 	ldr.w	r2, [fp]
			count += avail;
			rx_tail = tail;
    49e4:	b2e3      	uxtb	r3, r4
			rx_queue_transfer(i);
    49e6:	4628      	mov	r0, r5
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
    49e8:	1b92      	subs	r2, r2, r6
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
    49ea:	44b2      	add	sl, r6
			rx_available -= avail;
    49ec:	f8cb 2000 	str.w	r2, [fp]
			count += avail;
			rx_tail = tail;
    49f0:	4a08      	ldr	r2, [pc, #32]	; (4a14 <usb_serial_read+0xcc>)
    49f2:	7013      	strb	r3, [r2, #0]
			rx_queue_transfer(i);
    49f4:	f7ff fd88 	bl	4508 <rx_queue_transfer>

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    49f8:	45b9      	cmp	r9, r7
    49fa:	d903      	bls.n	4a04 <usb_serial_read+0xbc>
    49fc:	4b06      	ldr	r3, [pc, #24]	; (4a18 <usb_serial_read+0xd0>)
    49fe:	781b      	ldrb	r3, [r3, #0]
    4a00:	429c      	cmp	r4, r3
    4a02:	d1b6      	bne.n	4972 <usb_serial_read+0x2a>
    4a04:	4638      	mov	r0, r7
    4a06:	e7e2      	b.n	49ce <usb_serial_read+0x86>
    4a08:	4608      	mov	r0, r1
    4a0a:	e7e0      	b.n	49ce <usb_serial_read+0x86>
    4a0c:	2000      	movs	r0, #0
    4a0e:	e7de      	b.n	49ce <usb_serial_read+0x86>
    4a10:	e000e18c 	.word	0xe000e18c
    4a14:	20006cc0 	.word	0x20006cc0
    4a18:	20006ce4 	.word	0x20006ce4
    4a1c:	20006b9c 	.word	0x20006b9c
    4a20:	20006cc4 	.word	0x20006cc4
    4a24:	20006cd0 	.word	0x20006cd0
    4a28:	20200ea0 	.word	0x20200ea0
    4a2c:	e000e10c 	.word	0xe000e10c
    4a30:	20006ce0 	.word	0x20006ce0

00004a34 <usb_serial_peekchar>:
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    4a34:	4b0b      	ldr	r3, [pc, #44]	; (4a64 <usb_serial_peekchar+0x30>)
	if (tail == rx_head) return -1;
    4a36:	4a0c      	ldr	r2, [pc, #48]	; (4a68 <usb_serial_peekchar+0x34>)
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    4a38:	781b      	ldrb	r3, [r3, #0]
	if (tail == rx_head) return -1;
    4a3a:	7812      	ldrb	r2, [r2, #0]
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    4a3c:	b2db      	uxtb	r3, r3
	if (tail == rx_head) return -1;
    4a3e:	4293      	cmp	r3, r2
    4a40:	d00d      	beq.n	4a5e <usb_serial_peekchar+0x2a>
	if (++tail > RX_NUM) tail = 0;
    4a42:	3301      	adds	r3, #1
	uint32_t i = rx_list[tail];
    4a44:	4809      	ldr	r0, [pc, #36]	; (4a6c <usb_serial_peekchar+0x38>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    4a46:	4a0a      	ldr	r2, [pc, #40]	; (4a70 <usb_serial_peekchar+0x3c>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    4a48:	2b09      	cmp	r3, #9
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    4a4a:	490a      	ldr	r1, [pc, #40]	; (4a74 <usb_serial_peekchar+0x40>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    4a4c:	bf28      	it	cs
    4a4e:	2300      	movcs	r3, #0
	uint32_t i = rx_list[tail];
    4a50:	5cc3      	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    4a52:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
    4a56:	eb02 2343 	add.w	r3, r2, r3, lsl #9
    4a5a:	5c58      	ldrb	r0, [r3, r1]
    4a5c:	4770      	bx	lr

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
    4a5e:	f04f 30ff 	mov.w	r0, #4294967295
	if (++tail > RX_NUM) tail = 0;
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
}
    4a62:	4770      	bx	lr
    4a64:	20006cc0 	.word	0x20006cc0
    4a68:	20006ce4 	.word	0x20006ce4
    4a6c:	20006cc4 	.word	0x20006cc4
    4a70:	20200ea0 	.word	0x20200ea0
    4a74:	20006b9c 	.word	0x20006b9c

00004a78 <usb_serial_available>:

// number of bytes available in the receive buffer
int usb_serial_available(void)
{
	return rx_available;
    4a78:	4b01      	ldr	r3, [pc, #4]	; (4a80 <usb_serial_available+0x8>)
    4a7a:	6818      	ldr	r0, [r3, #0]
}
    4a7c:	4770      	bx	lr
    4a7e:	bf00      	nop
    4a80:	20006ce0 	.word	0x20006ce0

00004a84 <usb_serial_flush_input>:

// discard any buffered input
void usb_serial_flush_input(void)
{
    4a84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    4a88:	4e15      	ldr	r6, [pc, #84]	; (4ae0 <usb_serial_flush_input+0x5c>)
	while (tail != rx_head) {
    4a8a:	4d16      	ldr	r5, [pc, #88]	; (4ae4 <usb_serial_flush_input+0x60>)
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    4a8c:	7834      	ldrb	r4, [r6, #0]
	while (tail != rx_head) {
    4a8e:	782b      	ldrb	r3, [r5, #0]
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    4a90:	b2e4      	uxtb	r4, r4
	while (tail != rx_head) {
    4a92:	429c      	cmp	r4, r3
    4a94:	d021      	beq.n	4ada <usb_serial_flush_input+0x56>
    4a96:	f8df 9054 	ldr.w	r9, [pc, #84]	; 4aec <usb_serial_flush_input+0x68>
    4a9a:	f8df b054 	ldr.w	fp, [pc, #84]	; 4af0 <usb_serial_flush_input+0x6c>
    4a9e:	f8df 8054 	ldr.w	r8, [pc, #84]	; 4af4 <usb_serial_flush_input+0x70>
    4aa2:	4f11      	ldr	r7, [pc, #68]	; (4ae8 <usb_serial_flush_input+0x64>)
		if (++tail > RX_NUM) tail = 0;
    4aa4:	3401      	adds	r4, #1
    4aa6:	2c08      	cmp	r4, #8
    4aa8:	fa5f fa84 	uxtb.w	sl, r4
    4aac:	d901      	bls.n	4ab2 <usb_serial_flush_input+0x2e>
    4aae:	2400      	movs	r4, #0
    4ab0:	46a2      	mov	sl, r4
		uint32_t i = rx_list[tail];
    4ab2:	f819 1004 	ldrb.w	r1, [r9, r4]
		rx_available -= rx_count[i] - rx_index[i];
    4ab6:	f8db 2000 	ldr.w	r2, [fp]
    4aba:	f838 3011 	ldrh.w	r3, [r8, r1, lsl #1]
		rx_queue_transfer(i);
    4abe:	4608      	mov	r0, r1
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    4ac0:	f837 1011 	ldrh.w	r1, [r7, r1, lsl #1]
    4ac4:	1a5b      	subs	r3, r3, r1
    4ac6:	1ad3      	subs	r3, r2, r3
    4ac8:	f8cb 3000 	str.w	r3, [fp]
		rx_queue_transfer(i);
    4acc:	f7ff fd1c 	bl	4508 <rx_queue_transfer>
		rx_tail = tail;
    4ad0:	f886 a000 	strb.w	sl, [r6]

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
    4ad4:	782b      	ldrb	r3, [r5, #0]
    4ad6:	429c      	cmp	r4, r3
    4ad8:	d1e4      	bne.n	4aa4 <usb_serial_flush_input+0x20>
    4ada:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4ade:	bf00      	nop
    4ae0:	20006cc0 	.word	0x20006cc0
    4ae4:	20006ce4 	.word	0x20006ce4
    4ae8:	20006b9c 	.word	0x20006b9c
    4aec:	20006cc4 	.word	0x20006cc4
    4af0:	20006ce0 	.word	0x20006ce0
    4af4:	20006cd0 	.word	0x20006cd0

00004af8 <usb_serial_getchar>:
}


// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
    4af8:	b500      	push	{lr}
    4afa:	b083      	sub	sp, #12
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
    4afc:	2101      	movs	r1, #1
    4afe:	f10d 0007 	add.w	r0, sp, #7
    4b02:	f7ff ff21 	bl	4948 <usb_serial_read>
    4b06:	b120      	cbz	r0, 4b12 <usb_serial_getchar+0x1a>
    4b08:	f89d 0007 	ldrb.w	r0, [sp, #7]
	return -1;
}
    4b0c:	b003      	add	sp, #12
    4b0e:	f85d fb04 	ldr.w	pc, [sp], #4
// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
	return -1;
    4b12:	f04f 30ff 	mov.w	r0, #4294967295
    4b16:	e7f9      	b.n	4b0c <usb_serial_getchar+0x14>

00004b18 <usb_serial_putchar>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4b18:	4b09      	ldr	r3, [pc, #36]	; (4b40 <usb_serial_putchar+0x28>)
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    4b1a:	b500      	push	{lr}
    4b1c:	b083      	sub	sp, #12
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4b1e:	781b      	ldrb	r3, [r3, #0]
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    4b20:	f88d 0007 	strb.w	r0, [sp, #7]
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4b24:	b923      	cbnz	r3, 4b30 <usb_serial_putchar+0x18>
    4b26:	f003 00ff 	and.w	r0, r3, #255	; 0xff

// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
	return usb_serial_write(&c, 1);
}
    4b2a:	b003      	add	sp, #12
    4b2c:	f85d fb04 	ldr.w	pc, [sp], #4
    4b30:	2101      	movs	r1, #1
    4b32:	f10d 0007 	add.w	r0, sp, #7
    4b36:	f7ff fdc3 	bl	46c0 <usb_serial_write.part.1>
    4b3a:	b003      	add	sp, #12
    4b3c:	f85d fb04 	ldr.w	pc, [sp], #4
    4b40:	20006b98 	.word	0x20006b98

00004b44 <usb_serial_write>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4b44:	4b04      	ldr	r3, [pc, #16]	; (4b58 <usb_serial_write+0x14>)
    4b46:	781b      	ldrb	r3, [r3, #0]
    4b48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    4b4c:	b10b      	cbz	r3, 4b52 <usb_serial_write+0xe>
    4b4e:	f7ff bdb7 	b.w	46c0 <usb_serial_write.part.1>
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    4b52:	4610      	mov	r0, r2
    4b54:	4770      	bx	lr
    4b56:	bf00      	nop
    4b58:	20006b98 	.word	0x20006b98

00004b5c <usb_serial_write_buffer_free>:

int usb_serial_write_buffer_free(void)
{
    4b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    4b60:	2400      	movs	r4, #0
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
    4b62:	f8df 8040 	ldr.w	r8, [pc, #64]	; 4ba4 <usb_serial_write_buffer_free+0x48>
    4b66:	2301      	movs	r3, #1
    4b68:	4d0c      	ldr	r5, [pc, #48]	; (4b9c <usb_serial_write_buffer_free+0x40>)
	return sent;
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
    4b6a:	4627      	mov	r7, r4
    4b6c:	4e0c      	ldr	r6, [pc, #48]	; (4ba0 <usb_serial_write_buffer_free+0x44>)
	tx_noautoflush = 1;
    4b6e:	f888 3000 	strb.w	r3, [r8]
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    4b72:	7833      	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    4b74:	4628      	mov	r0, r5
    4b76:	3520      	adds	r5, #32
int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    4b78:	42a3      	cmp	r3, r4

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    4b7a:	f104 0401 	add.w	r4, r4, #1
		if (i == tx_head) continue;
    4b7e:	d005      	beq.n	4b8c <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    4b80:	f7ff fc94 	bl	44ac <usb_transfer_status>
    4b84:	0603      	lsls	r3, r0, #24
    4b86:	bf58      	it	pl
    4b88:	f507 6700 	addpl.w	r7, r7, #2048	; 0x800

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    4b8c:	2c04      	cmp	r4, #4
    4b8e:	d1f0      	bne.n	4b72 <usb_serial_write_buffer_free+0x16>
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    4b90:	2300      	movs	r3, #0
	return sum;
}
    4b92:	4638      	mov	r0, r7
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    4b94:	f888 3000 	strb.w	r3, [r8]
	return sum;
}
    4b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4b9c:	20006d00 	.word	0x20006d00
    4ba0:	20006baf 	.word	0x20006baf
    4ba4:	20006bae 	.word	0x20006bae

00004ba8 <usb_serial_flush_output>:

void usb_serial_flush_output(void)
{
    4ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	if (!usb_configuration) return;
    4bac:	4b1f      	ldr	r3, [pc, #124]	; (4c2c <usb_serial_flush_output+0x84>)
    4bae:	781b      	ldrb	r3, [r3, #0]
    4bb0:	b113      	cbz	r3, 4bb8 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    4bb2:	4d1f      	ldr	r5, [pc, #124]	; (4c30 <usb_serial_flush_output+0x88>)
    4bb4:	882a      	ldrh	r2, [r5, #0]
    4bb6:	b90a      	cbnz	r2, 4bbc <usb_serial_flush_output+0x14>
    4bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    4bbc:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4c44 <usb_serial_flush_output+0x9c>
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    4bc0:	f5c2 6900 	rsb	r9, r2, #2048	; 0x800
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    4bc4:	4e1b      	ldr	r6, [pc, #108]	; (4c34 <usb_serial_flush_output+0x8c>)
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    4bc6:	f04f 0e01 	mov.w	lr, #1
	transfer_t *xfer = tx_transfer + tx_head;
    4bca:	f898 1000 	ldrb.w	r1, [r8]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    4bce:	464a      	mov	r2, r9

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    4bd0:	4c19      	ldr	r4, [pc, #100]	; (4c38 <usb_serial_flush_output+0x90>)
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    4bd2:	2300      	movs	r3, #0
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    4bd4:	eb06 1641 	add.w	r6, r6, r1, lsl #5
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    4bd8:	4f18      	ldr	r7, [pc, #96]	; (4c3c <usb_serial_flush_output+0x94>)
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    4bda:	eb04 24c1 	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    4bde:	4630      	mov	r0, r6
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    4be0:	f887 e000 	strb.w	lr, [r7]
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    4be4:	4621      	mov	r1, r4
    4be6:	f7ff fc23 	bl	4430 <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    4bea:	eb09 0204 	add.w	r2, r9, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    4bee:	f024 011f 	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    4bf2:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    4bf6:	4b12      	ldr	r3, [pc, #72]	; (4c40 <usb_serial_flush_output+0x98>)
    4bf8:	6019      	str	r1, [r3, #0]
		location += 32;
    4bfa:	3120      	adds	r1, #32
	} while (location < end_addr);
    4bfc:	428a      	cmp	r2, r1
    4bfe:	d8fb      	bhi.n	4bf8 <usb_serial_flush_output+0x50>
	asm("dsb");
    4c00:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4c04:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    4c08:	2004      	movs	r0, #4
    4c0a:	4631      	mov	r1, r6
    4c0c:	f7ff fc28 	bl	4460 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    4c10:	f898 3000 	ldrb.w	r3, [r8]
    4c14:	4a0b      	ldr	r2, [pc, #44]	; (4c44 <usb_serial_flush_output+0x9c>)
    4c16:	3301      	adds	r3, #1
    4c18:	b2db      	uxtb	r3, r3
    4c1a:	2b03      	cmp	r3, #3
    4c1c:	bf88      	it	hi
    4c1e:	2300      	movhi	r3, #0
    4c20:	7013      	strb	r3, [r2, #0]
	tx_available = 0;
    4c22:	2300      	movs	r3, #0
    4c24:	802b      	strh	r3, [r5, #0]
	tx_noautoflush = 0;
    4c26:	703b      	strb	r3, [r7, #0]
    4c28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4c2c:	20006b98 	.word	0x20006b98
    4c30:	20006ce6 	.word	0x20006ce6
    4c34:	20006d00 	.word	0x20006d00
    4c38:	20201ea0 	.word	0x20201ea0
    4c3c:	20006bae 	.word	0x20006bae
    4c40:	e000ef70 	.word	0xe000ef70
    4c44:	20006baf 	.word	0x20006baf

00004c48 <software_isr()>:
}

AudioStream * AudioStream::first_update = NULL;

void software_isr(void) // AudioStream::update_all()
{
    4c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	AudioStream *p;

	uint32_t totalcycles = ARM_DWT_CYCCNT;
	//digitalWriteFast(2, HIGH);
	for (p = AudioStream::first_update; p; p = p->next_update) {
    4c4a:	4b15      	ldr	r3, [pc, #84]	; (4ca0 <software_isr()+0x58>)

void software_isr(void) // AudioStream::update_all()
{
	AudioStream *p;

	uint32_t totalcycles = ARM_DWT_CYCCNT;
    4c4c:	4d15      	ldr	r5, [pc, #84]	; (4ca4 <software_isr()+0x5c>)
	//digitalWriteFast(2, HIGH);
	for (p = AudioStream::first_update; p; p = p->next_update) {
    4c4e:	681c      	ldr	r4, [r3, #0]

void software_isr(void) // AudioStream::update_all()
{
	AudioStream *p;

	uint32_t totalcycles = ARM_DWT_CYCCNT;
    4c50:	682e      	ldr	r6, [r5, #0]
	//digitalWriteFast(2, HIGH);
	for (p = AudioStream::first_update; p; p = p->next_update) {
    4c52:	b914      	cbnz	r4, 4c5a <software_isr()+0x12>
    4c54:	e015      	b.n	4c82 <software_isr()+0x3a>
    4c56:	6964      	ldr	r4, [r4, #20]
    4c58:	b19c      	cbz	r4, 4c82 <software_isr()+0x3a>
		if (p->active) {
    4c5a:	7a23      	ldrb	r3, [r4, #8]
    4c5c:	2b00      	cmp	r3, #0
    4c5e:	d0fa      	beq.n	4c56 <software_isr()+0xe>
			uint32_t cycles = ARM_DWT_CYCCNT;
			p->update();
    4c60:	6823      	ldr	r3, [r4, #0]
    4c62:	4620      	mov	r0, r4

	uint32_t totalcycles = ARM_DWT_CYCCNT;
	//digitalWriteFast(2, HIGH);
	for (p = AudioStream::first_update; p; p = p->next_update) {
		if (p->active) {
			uint32_t cycles = ARM_DWT_CYCCNT;
    4c64:	682f      	ldr	r7, [r5, #0]
			p->update();
    4c66:	681b      	ldr	r3, [r3, #0]
    4c68:	4798      	blx	r3
			// TODO: traverse inputQueueArray and release
			// any input blocks that weren't consumed?
			cycles = (ARM_DWT_CYCCNT - cycles) >> 4;
    4c6a:	682b      	ldr	r3, [r5, #0]
			p->cpu_cycles = cycles;
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
    4c6c:	88e1      	ldrh	r1, [r4, #6]
		if (p->active) {
			uint32_t cycles = ARM_DWT_CYCCNT;
			p->update();
			// TODO: traverse inputQueueArray and release
			// any input blocks that weren't consumed?
			cycles = (ARM_DWT_CYCCNT - cycles) >> 4;
    4c6e:	1bdb      	subs	r3, r3, r7
    4c70:	091b      	lsrs	r3, r3, #4
			p->cpu_cycles = cycles;
    4c72:	b29a      	uxth	r2, r3
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
    4c74:	428b      	cmp	r3, r1
			uint32_t cycles = ARM_DWT_CYCCNT;
			p->update();
			// TODO: traverse inputQueueArray and release
			// any input blocks that weren't consumed?
			cycles = (ARM_DWT_CYCCNT - cycles) >> 4;
			p->cpu_cycles = cycles;
    4c76:	80a2      	strh	r2, [r4, #4]
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
    4c78:	bf88      	it	hi
    4c7a:	80e2      	strhhi	r2, [r4, #6]
{
	AudioStream *p;

	uint32_t totalcycles = ARM_DWT_CYCCNT;
	//digitalWriteFast(2, HIGH);
	for (p = AudioStream::first_update; p; p = p->next_update) {
    4c7c:	6964      	ldr	r4, [r4, #20]
    4c7e:	2c00      	cmp	r4, #0
    4c80:	d1eb      	bne.n	4c5a <software_isr()+0x12>
			p->cpu_cycles = cycles;
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
		}
	}
	//digitalWriteFast(2, LOW);
	totalcycles = (ARM_DWT_CYCCNT - totalcycles) >> 4;;
    4c82:	4b08      	ldr	r3, [pc, #32]	; (4ca4 <software_isr()+0x5c>)
	AudioStream::cpu_cycles_total = totalcycles;
	if (totalcycles > AudioStream::cpu_cycles_total_max)
    4c84:	4a08      	ldr	r2, [pc, #32]	; (4ca8 <software_isr()+0x60>)
			p->cpu_cycles = cycles;
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
		}
	}
	//digitalWriteFast(2, LOW);
	totalcycles = (ARM_DWT_CYCCNT - totalcycles) >> 4;;
    4c86:	681b      	ldr	r3, [r3, #0]
	AudioStream::cpu_cycles_total = totalcycles;
	if (totalcycles > AudioStream::cpu_cycles_total_max)
    4c88:	8810      	ldrh	r0, [r2, #0]
			p->cpu_cycles = cycles;
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
		}
	}
	//digitalWriteFast(2, LOW);
	totalcycles = (ARM_DWT_CYCCNT - totalcycles) >> 4;;
    4c8a:	1b9b      	subs	r3, r3, r6
	AudioStream::cpu_cycles_total = totalcycles;
    4c8c:	4c07      	ldr	r4, [pc, #28]	; (4cac <software_isr()+0x64>)
			p->cpu_cycles = cycles;
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
		}
	}
	//digitalWriteFast(2, LOW);
	totalcycles = (ARM_DWT_CYCCNT - totalcycles) >> 4;;
    4c8e:	091b      	lsrs	r3, r3, #4
	AudioStream::cpu_cycles_total = totalcycles;
    4c90:	b299      	uxth	r1, r3
	if (totalcycles > AudioStream::cpu_cycles_total_max)
    4c92:	4283      	cmp	r3, r0
			if (cycles > p->cpu_cycles_max) p->cpu_cycles_max = cycles;
		}
	}
	//digitalWriteFast(2, LOW);
	totalcycles = (ARM_DWT_CYCCNT - totalcycles) >> 4;;
	AudioStream::cpu_cycles_total = totalcycles;
    4c94:	8021      	strh	r1, [r4, #0]
	if (totalcycles > AudioStream::cpu_cycles_total_max)
    4c96:	d900      	bls.n	4c9a <software_isr()+0x52>
		AudioStream::cpu_cycles_total_max = totalcycles;
    4c98:	8011      	strh	r1, [r2, #0]

	asm("DSB");
    4c9a:	f3bf 8f4f 	dsb	sy
    4c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ca0:	20006d84 	.word	0x20006d84
    4ca4:	e0001004 	.word	0xe0001004
    4ca8:	20006d82 	.word	0x20006d82
    4cac:	20006e02 	.word	0x20006e02

00004cb0 <AudioStream::allocate()>:
}

// Allocate 1 audio data block.  If successful
// the caller is the only owner of this new block
audio_block_t * AudioStream::allocate(void)
{
    4cb0:	b4f0      	push	{r4, r5, r6, r7}
	audio_block_t *block;
	uint32_t used;

	p = memory_pool_available_mask;
	end = p + NUM_MASKS;
	__disable_irq();
    4cb2:	b672      	cpsid	i
	index = memory_pool_first_mask;
    4cb4:	4f23      	ldr	r7, [pc, #140]	; (4d44 <AudioStream::allocate()+0x94>)
	p += index;
    4cb6:	4e24      	ldr	r6, [pc, #144]	; (4d48 <AudioStream::allocate()+0x98>)
	uint32_t used;

	p = memory_pool_available_mask;
	end = p + NUM_MASKS;
	__disable_irq();
	index = memory_pool_first_mask;
    4cb8:	883c      	ldrh	r4, [r7, #0]
	p += index;
	while (1) {
		if (p >= end) {
    4cba:	f106 0370 	add.w	r3, r6, #112	; 0x70

	p = memory_pool_available_mask;
	end = p + NUM_MASKS;
	__disable_irq();
	index = memory_pool_first_mask;
	p += index;
    4cbe:	eb06 0084 	add.w	r0, r6, r4, lsl #2
	while (1) {
		if (p >= end) {
    4cc2:	4298      	cmp	r0, r3
    4cc4:	d213      	bcs.n	4cee <AudioStream::allocate()+0x3e>
			__enable_irq();
			//Serial.println("alloc:null");
			return NULL;
		}
		avail = *p;
    4cc6:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
		if (avail) break;
    4cca:	b9a1      	cbnz	r1, 4cf6 <AudioStream::allocate()+0x46>
    4ccc:	1d02      	adds	r2, r0, #4
    4cce:	f106 0573 	add.w	r5, r6, #115	; 0x73
    4cd2:	1c63      	adds	r3, r4, #1
    4cd4:	1aad      	subs	r5, r5, r2
    4cd6:	eb03 0595 	add.w	r5, r3, r5, lsr #2
    4cda:	e002      	b.n	4ce2 <AudioStream::allocate()+0x32>
		if (p >= end) {
			__enable_irq();
			//Serial.println("alloc:null");
			return NULL;
		}
		avail = *p;
    4cdc:	f852 1b04 	ldr.w	r1, [r2], #4
		if (avail) break;
    4ce0:	b949      	cbnz	r1, 4cf6 <AudioStream::allocate()+0x46>
	end = p + NUM_MASKS;
	__disable_irq();
	index = memory_pool_first_mask;
	p += index;
	while (1) {
		if (p >= end) {
    4ce2:	42ab      	cmp	r3, r5
			//Serial.println("alloc:null");
			return NULL;
		}
		avail = *p;
		if (avail) break;
		index++;
    4ce4:	461c      	mov	r4, r3
		p++;
    4ce6:	4610      	mov	r0, r2
    4ce8:	f103 0301 	add.w	r3, r3, #1
	end = p + NUM_MASKS;
	__disable_irq();
	index = memory_pool_first_mask;
	p += index;
	while (1) {
		if (p >= end) {
    4cec:	d1f6      	bne.n	4cdc <AudioStream::allocate()+0x2c>
			__enable_irq();
    4cee:	b662      	cpsie	i
			//Serial.println("alloc:null");
			return NULL;
    4cf0:	2000      	movs	r0, #0
	block->ref_count = 1;
	if (used > memory_used_max) memory_used_max = used;
	//Serial.print("alloc:");
	//Serial.println((uint32_t)block, HEX);
	return block;
}
    4cf2:	bcf0      	pop	{r4, r5, r6, r7}
    4cf4:	4770      	bx	lr
		avail = *p;
		if (avail) break;
		index++;
		p++;
	}
	n = __builtin_clz(avail);
    4cf6:	fab1 f281 	clz	r2, r1
	avail &= ~(0x80000000 >> n);
    4cfa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    4cfe:	40d3      	lsrs	r3, r2
    4d00:	ea21 0103 	bic.w	r1, r1, r3
	*p = avail;
    4d04:	6001      	str	r1, [r0, #0]
	if (!avail) index++;
    4d06:	b901      	cbnz	r1, 4d0a <AudioStream::allocate()+0x5a>
    4d08:	3401      	adds	r4, #1
	memory_pool_first_mask = index;
	used = memory_used + 1;
    4d0a:	4b10      	ldr	r3, [pc, #64]	; (4d4c <AudioStream::allocate()+0x9c>)
	}
	n = __builtin_clz(avail);
	avail &= ~(0x80000000 >> n);
	*p = avail;
	if (!avail) index++;
	memory_pool_first_mask = index;
    4d0c:	803c      	strh	r4, [r7, #0]
	used = memory_used + 1;
    4d0e:	8819      	ldrh	r1, [r3, #0]
    4d10:	3101      	adds	r1, #1
	memory_used = used;
    4d12:	b28d      	uxth	r5, r1
    4d14:	801d      	strh	r5, [r3, #0]
	__enable_irq();
    4d16:	b662      	cpsie	i
	index = p - memory_pool_available_mask;
	block = memory_pool + ((index << 5) + (31 - n));
    4d18:	1b80      	subs	r0, r0, r6
    4d1a:	f641 737c 	movw	r3, #8060	; 0x1f7c
    4d1e:	4c0c      	ldr	r4, [pc, #48]	; (4d50 <AudioStream::allocate()+0xa0>)
	block->ref_count = 1;
    4d20:	2701      	movs	r7, #1
	memory_pool_first_mask = index;
	used = memory_used + 1;
	memory_used = used;
	__enable_irq();
	index = p - memory_pool_available_mask;
	block = memory_pool + ((index << 5) + (31 - n));
    4d22:	1080      	asrs	r0, r0, #2
	block->ref_count = 1;
	if (used > memory_used_max) memory_used_max = used;
    4d24:	4e0b      	ldr	r6, [pc, #44]	; (4d54 <AudioStream::allocate()+0xa4>)
	memory_pool_first_mask = index;
	used = memory_used + 1;
	memory_used = used;
	__enable_irq();
	index = p - memory_pool_available_mask;
	block = memory_pool + ((index << 5) + (31 - n));
    4d26:	6824      	ldr	r4, [r4, #0]
    4d28:	ebc2 1240 	rsb	r2, r2, r0, lsl #5
    4d2c:	eb02 1282 	add.w	r2, r2, r2, lsl #6
    4d30:	0092      	lsls	r2, r2, #2
    4d32:	4413      	add	r3, r2
	block->ref_count = 1;
    4d34:	54e7      	strb	r7, [r4, r3]
	memory_pool_first_mask = index;
	used = memory_used + 1;
	memory_used = used;
	__enable_irq();
	index = p - memory_pool_available_mask;
	block = memory_pool + ((index << 5) + (31 - n));
    4d36:	18e0      	adds	r0, r4, r3
	block->ref_count = 1;
	if (used > memory_used_max) memory_used_max = used;
    4d38:	8833      	ldrh	r3, [r6, #0]
    4d3a:	4299      	cmp	r1, r3
    4d3c:	bf88      	it	hi
    4d3e:	8035      	strhhi	r5, [r6, #0]
	//Serial.print("alloc:");
	//Serial.println((uint32_t)block, HEX);
	return block;
}
    4d40:	bcf0      	pop	{r4, r5, r6, r7}
    4d42:	4770      	bx	lr
    4d44:	20006dfe 	.word	0x20006dfe
    4d48:	20006d88 	.word	0x20006d88
    4d4c:	20006e00 	.word	0x20006e00
    4d50:	20006df8 	.word	0x20006df8
    4d54:	20006d80 	.word	0x20006d80

00004d58 <AudioStream::release(audio_block_struct*)>:
// other streams have ownership, the block is
// returned to the free pool
void AudioStream::release(audio_block_t *block)
{
	//if (block == NULL) return;
	uint32_t mask = (0x80000000 >> (31 - (block->memory_pool_index & 0x1F)));
    4d58:	8842      	ldrh	r2, [r0, #2]
	uint32_t index = block->memory_pool_index >> 5;

	__disable_irq();
    4d5a:	b672      	cpsid	i
	if (block->ref_count > 1) {
    4d5c:	7803      	ldrb	r3, [r0, #0]
    4d5e:	2b01      	cmp	r3, #1
    4d60:	d903      	bls.n	4d6a <AudioStream::release(audio_block_struct*)+0x12>
		block->ref_count--;
    4d62:	3b01      	subs	r3, #1
    4d64:	7003      	strb	r3, [r0, #0]
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
		if (index < memory_pool_first_mask) memory_pool_first_mask = index;
		memory_used--;
	}
	__enable_irq();
    4d66:	b662      	cpsie	i
    4d68:	4770      	bx	lr
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d6a:	43d1      	mvns	r1, r2
    4d6c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
// returned to the free pool
void AudioStream::release(audio_block_t *block)
{
	//if (block == NULL) return;
	uint32_t mask = (0x80000000 >> (31 - (block->memory_pool_index & 0x1F)));
	uint32_t index = block->memory_pool_index >> 5;
    4d70:	1152      	asrs	r2, r2, #5
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d72:	f001 011f 	and.w	r1, r1, #31

// Release ownership of a data block.  If no
// other streams have ownership, the block is
// returned to the free pool
void AudioStream::release(audio_block_t *block)
{
    4d76:	b430      	push	{r4, r5}
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d78:	4c09      	ldr	r4, [pc, #36]	; (4da0 <AudioStream::release(audio_block_struct*)+0x48>)
    4d7a:	fa20 f101 	lsr.w	r1, r0, r1
		if (index < memory_pool_first_mask) memory_pool_first_mask = index;
    4d7e:	4d09      	ldr	r5, [pc, #36]	; (4da4 <AudioStream::release(audio_block_struct*)+0x4c>)
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d80:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
		if (index < memory_pool_first_mask) memory_pool_first_mask = index;
    4d84:	8828      	ldrh	r0, [r5, #0]
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d86:	430b      	orrs	r3, r1
		if (index < memory_pool_first_mask) memory_pool_first_mask = index;
    4d88:	4282      	cmp	r2, r0
	if (block->ref_count > 1) {
		block->ref_count--;
	} else {
		//Serial.print("reles:");
		//Serial.println((uint32_t)block, HEX);
		memory_pool_available_mask[index] |= mask;
    4d8a:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
		if (index < memory_pool_first_mask) memory_pool_first_mask = index;
    4d8e:	bf38      	it	cc
    4d90:	802a      	strhcc	r2, [r5, #0]
		memory_used--;
    4d92:	4a05      	ldr	r2, [pc, #20]	; (4da8 <AudioStream::release(audio_block_struct*)+0x50>)
    4d94:	8813      	ldrh	r3, [r2, #0]
    4d96:	3b01      	subs	r3, #1
    4d98:	8013      	strh	r3, [r2, #0]
	}
	__enable_irq();
    4d9a:	b662      	cpsie	i
}
    4d9c:	bc30      	pop	{r4, r5}
    4d9e:	4770      	bx	lr
    4da0:	20006d88 	.word	0x20006d88
    4da4:	20006dfe 	.word	0x20006dfe
    4da8:	20006e00 	.word	0x20006e00

00004dac <AudioStream::transmit(audio_block_struct*, unsigned char)>:
// by the caller after it's transmitted.  This allows the
// caller to transmit to same block to more than 1 output,
// and then release it once after all transmit calls.
void AudioStream::transmit(audio_block_t *block, unsigned char index)
{
	for (AudioConnection *c = destination_list; c != NULL; c = c->next_dest) {
    4dac:	68c3      	ldr	r3, [r0, #12]
    4dae:	b1b3      	cbz	r3, 4dde <AudioStream::transmit(audio_block_struct*, unsigned char)+0x32>
// owned by this object.  Normally, a block must be released
// by the caller after it's transmitted.  This allows the
// caller to transmit to same block to more than 1 output,
// and then release it once after all transmit calls.
void AudioStream::transmit(audio_block_t *block, unsigned char index)
{
    4db0:	b430      	push	{r4, r5}
    4db2:	e001      	b.n	4db8 <AudioStream::transmit(audio_block_struct*, unsigned char)+0xc>
	for (AudioConnection *c = destination_list; c != NULL; c = c->next_dest) {
    4db4:	68db      	ldr	r3, [r3, #12]
    4db6:	b18b      	cbz	r3, 4ddc <AudioStream::transmit(audio_block_struct*, unsigned char)+0x30>
		if (c->src_index == index) {
    4db8:	7a18      	ldrb	r0, [r3, #8]
    4dba:	4290      	cmp	r0, r2
    4dbc:	d1fa      	bne.n	4db4 <AudioStream::transmit(audio_block_struct*, unsigned char)+0x8>
			if (c->dst.inputQueue[c->dest_index] == NULL) {
    4dbe:	6858      	ldr	r0, [r3, #4]
    4dc0:	7a5c      	ldrb	r4, [r3, #9]
    4dc2:	6900      	ldr	r0, [r0, #16]
    4dc4:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    4dc8:	2d00      	cmp	r5, #0
    4dca:	d1f3      	bne.n	4db4 <AudioStream::transmit(audio_block_struct*, unsigned char)+0x8>
				c->dst.inputQueue[c->dest_index] = block;
    4dcc:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
				block->ref_count++;
    4dd0:	7808      	ldrb	r0, [r1, #0]
    4dd2:	3001      	adds	r0, #1
    4dd4:	7008      	strb	r0, [r1, #0]
// by the caller after it's transmitted.  This allows the
// caller to transmit to same block to more than 1 output,
// and then release it once after all transmit calls.
void AudioStream::transmit(audio_block_t *block, unsigned char index)
{
	for (AudioConnection *c = destination_list; c != NULL; c = c->next_dest) {
    4dd6:	68db      	ldr	r3, [r3, #12]
    4dd8:	2b00      	cmp	r3, #0
    4dda:	d1ed      	bne.n	4db8 <AudioStream::transmit(audio_block_struct*, unsigned char)+0xc>
				c->dst.inputQueue[c->dest_index] = block;
				block->ref_count++;
			}
		}
	}
}
    4ddc:	bc30      	pop	{r4, r5}
    4dde:	4770      	bx	lr

00004de0 <AudioStream::receiveReadOnly(unsigned int)>:
// may be shared with other streams, so it must not be written
audio_block_t * AudioStream::receiveReadOnly(unsigned int index)
{
	audio_block_t *in;

	if (index >= num_inputs) return NULL;
    4de0:	7a43      	ldrb	r3, [r0, #9]
    4de2:	428b      	cmp	r3, r1
    4de4:	d906      	bls.n	4df4 <AudioStream::receiveReadOnly(unsigned int)+0x14>
	in = inputQueue[index];
    4de6:	6903      	ldr	r3, [r0, #16]
	inputQueue[index] = NULL;
    4de8:	2200      	movs	r2, #0
audio_block_t * AudioStream::receiveReadOnly(unsigned int index)
{
	audio_block_t *in;

	if (index >= num_inputs) return NULL;
	in = inputQueue[index];
    4dea:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
	inputQueue[index] = NULL;
    4dee:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	return in;
    4df2:	4770      	bx	lr
// may be shared with other streams, so it must not be written
audio_block_t * AudioStream::receiveReadOnly(unsigned int index)
{
	audio_block_t *in;

	if (index >= num_inputs) return NULL;
    4df4:	2000      	movs	r0, #0
	in = inputQueue[index];
	inputQueue[index] = NULL;
	return in;
}
    4df6:	4770      	bx	lr

00004df8 <AudioConnection::connect()>:

void AudioConnection::connect(void)
{
	AudioConnection *p;

	if (isConnected) return;
    4df8:	7c03      	ldrb	r3, [r0, #16]
    4dfa:	bb23      	cbnz	r3, 4e46 <AudioConnection::connect()+0x4e>
	if (dest_index > dst.num_inputs) return;
    4dfc:	6843      	ldr	r3, [r0, #4]
    4dfe:	7a42      	ldrb	r2, [r0, #9]
    4e00:	7a5b      	ldrb	r3, [r3, #9]
    4e02:	429a      	cmp	r2, r3
    4e04:	d81f      	bhi.n	4e46 <AudioConnection::connect()+0x4e>
	return in;
}


void AudioConnection::connect(void)
{
    4e06:	b430      	push	{r4, r5}
	AudioConnection *p;

	if (isConnected) return;
	if (dest_index > dst.num_inputs) return;
	__disable_irq();
    4e08:	b672      	cpsid	i
	p = src.destination_list;
    4e0a:	6804      	ldr	r4, [r0, #0]
    4e0c:	68e3      	ldr	r3, [r4, #12]
	if (p == NULL) {
    4e0e:	b32b      	cbz	r3, 4e5c <AudioConnection::connect()+0x64>
		src.destination_list = this;
	} else {
		while (p->next_dest) {
    4e10:	68da      	ldr	r2, [r3, #12]
    4e12:	b132      	cbz	r2, 4e22 <AudioConnection::connect()+0x2a>
			if (&p->src == &this->src && &p->dst == &this->dst
    4e14:	6819      	ldr	r1, [r3, #0]
    4e16:	428c      	cmp	r4, r1
    4e18:	d016      	beq.n	4e48 <AudioConnection::connect()+0x50>
	return in;
}


void AudioConnection::connect(void)
{
    4e1a:	4613      	mov	r3, r2
	__disable_irq();
	p = src.destination_list;
	if (p == NULL) {
		src.destination_list = this;
	} else {
		while (p->next_dest) {
    4e1c:	68da      	ldr	r2, [r3, #12]
    4e1e:	2a00      	cmp	r2, #0
    4e20:	d1f8      	bne.n	4e14 <AudioConnection::connect()+0x1c>
				__enable_irq();
				return;
			}
			p = p->next_dest;
		}
		p->next_dest = this;
    4e22:	60d8      	str	r0, [r3, #12]
	}
	this->next_dest = NULL;
    4e24:	2200      	movs	r2, #0
	src.numConnections++;
	src.active = true;
    4e26:	2301      	movs	r3, #1
			}
			p = p->next_dest;
		}
		p->next_dest = this;
	}
	this->next_dest = NULL;
    4e28:	60c2      	str	r2, [r0, #12]
	src.numConnections++;
    4e2a:	7aa2      	ldrb	r2, [r4, #10]
    4e2c:	441a      	add	r2, r3
    4e2e:	72a2      	strb	r2, [r4, #10]
	src.active = true;
    4e30:	6802      	ldr	r2, [r0, #0]

	dst.numConnections++;
    4e32:	6841      	ldr	r1, [r0, #4]
		}
		p->next_dest = this;
	}
	this->next_dest = NULL;
	src.numConnections++;
	src.active = true;
    4e34:	7213      	strb	r3, [r2, #8]

	dst.numConnections++;
    4e36:	7a8a      	ldrb	r2, [r1, #10]
    4e38:	441a      	add	r2, r3
    4e3a:	728a      	strb	r2, [r1, #10]
	dst.active = true;
    4e3c:	6842      	ldr	r2, [r0, #4]
    4e3e:	7213      	strb	r3, [r2, #8]

	isConnected = true;
    4e40:	7403      	strb	r3, [r0, #16]

	__enable_irq();
    4e42:	b662      	cpsie	i
}
    4e44:	bc30      	pop	{r4, r5}
    4e46:	4770      	bx	lr
	p = src.destination_list;
	if (p == NULL) {
		src.destination_list = this;
	} else {
		while (p->next_dest) {
			if (&p->src == &this->src && &p->dst == &this->dst
    4e48:	685d      	ldr	r5, [r3, #4]
    4e4a:	6841      	ldr	r1, [r0, #4]
    4e4c:	428d      	cmp	r5, r1
    4e4e:	d1e4      	bne.n	4e1a <AudioConnection::connect()+0x22>
				&& p->src_index == this->src_index && p->dest_index == this->dest_index) {
    4e50:	8919      	ldrh	r1, [r3, #8]
    4e52:	8903      	ldrh	r3, [r0, #8]
    4e54:	4299      	cmp	r1, r3
    4e56:	d0f4      	beq.n	4e42 <AudioConnection::connect()+0x4a>
	return in;
}


void AudioConnection::connect(void)
{
    4e58:	4613      	mov	r3, r2
    4e5a:	e7df      	b.n	4e1c <AudioConnection::connect()+0x24>
	if (isConnected) return;
	if (dest_index > dst.num_inputs) return;
	__disable_irq();
	p = src.destination_list;
	if (p == NULL) {
		src.destination_list = this;
    4e5c:	60e0      	str	r0, [r4, #12]
    4e5e:	e7e1      	b.n	4e24 <AudioConnection::connect()+0x2c>

00004e60 <AudioConnection::disconnect()>:

void AudioConnection::disconnect(void)
{
	AudioConnection *p;

	if (!isConnected) return;
    4e60:	7c03      	ldrb	r3, [r0, #16]

	__enable_irq();
}

void AudioConnection::disconnect(void)
{
    4e62:	b510      	push	{r4, lr}
	AudioConnection *p;

	if (!isConnected) return;
    4e64:	2b00      	cmp	r3, #0
    4e66:	d032      	beq.n	4ece <AudioConnection::disconnect()+0x6e>
	if (dest_index > dst.num_inputs) return;
    4e68:	6843      	ldr	r3, [r0, #4]
    4e6a:	7a42      	ldrb	r2, [r0, #9]
    4e6c:	7a5b      	ldrb	r3, [r3, #9]
    4e6e:	429a      	cmp	r2, r3
    4e70:	d82d      	bhi.n	4ece <AudioConnection::disconnect()+0x6e>
	__disable_irq();
    4e72:	b672      	cpsid	i
	// Remove destination from source list
	p = src.destination_list;
    4e74:	6802      	ldr	r2, [r0, #0]
    4e76:	68d3      	ldr	r3, [r2, #12]
	if (p == NULL) {
    4e78:	b343      	cbz	r3, 4ecc <AudioConnection::disconnect()+0x6c>
//>>> PAH re-enable the IRQ
		__enable_irq();
		return;
	} else if (p == this) {
    4e7a:	4298      	cmp	r0, r3
    4e7c:	d102      	bne.n	4e84 <AudioConnection::disconnect()+0x24>
    4e7e:	e029      	b.n	4ed4 <AudioConnection::disconnect()+0x74>
		} else {
			src.destination_list = NULL;
		}
	} else {
		while (p) {
			if (p == this) {
    4e80:	4298      	cmp	r0, r3
    4e82:	d002      	beq.n	4e8a <AudioConnection::disconnect()+0x2a>
				} else {
					p = NULL;
					break;
				}
			}
			p = p->next_dest;
    4e84:	68db      	ldr	r3, [r3, #12]
			src.destination_list = next_dest;
		} else {
			src.destination_list = NULL;
		}
	} else {
		while (p) {
    4e86:	2b00      	cmp	r3, #0
    4e88:	d1fa      	bne.n	4e80 <AudioConnection::disconnect()+0x20>
			p = p->next_dest;
		}
	}
//>>> PAH release the audio buffer properly
	//Remove possible pending src block from destination
	if(dst.inputQueue[dest_index] != NULL) {
    4e8a:	6843      	ldr	r3, [r0, #4]
    4e8c:	4604      	mov	r4, r0
    4e8e:	7a41      	ldrb	r1, [r0, #9]
    4e90:	691b      	ldr	r3, [r3, #16]
    4e92:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    4e96:	b148      	cbz	r0, 4eac <AudioConnection::disconnect()+0x4c>
		AudioStream::release(dst.inputQueue[dest_index]);
    4e98:	f7ff ff5e 	bl	4d58 <AudioStream::release(audio_block_struct*)>
		// release() re-enables the IRQ. Need it to be disabled a little longer
		__disable_irq();
    4e9c:	b672      	cpsid	i
		dst.inputQueue[dest_index] = NULL;
    4e9e:	6863      	ldr	r3, [r4, #4]
    4ea0:	2100      	movs	r1, #0
    4ea2:	7a62      	ldrb	r2, [r4, #9]
    4ea4:	691b      	ldr	r3, [r3, #16]
    4ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    4eaa:	6822      	ldr	r2, [r4, #0]
	}

	//Check if the disconnected AudioStream objects should still be active
	src.numConnections--;
    4eac:	7a93      	ldrb	r3, [r2, #10]
    4eae:	3b01      	subs	r3, #1
    4eb0:	7293      	strb	r3, [r2, #10]
	if (src.numConnections == 0) {
    4eb2:	6823      	ldr	r3, [r4, #0]
    4eb4:	7a9a      	ldrb	r2, [r3, #10]
    4eb6:	b902      	cbnz	r2, 4eba <AudioConnection::disconnect()+0x5a>
		src.active = false;
    4eb8:	721a      	strb	r2, [r3, #8]
	}

	dst.numConnections--;
    4eba:	6862      	ldr	r2, [r4, #4]
    4ebc:	7a93      	ldrb	r3, [r2, #10]
    4ebe:	3b01      	subs	r3, #1
    4ec0:	7293      	strb	r3, [r2, #10]
	if (dst.numConnections == 0) {
    4ec2:	6863      	ldr	r3, [r4, #4]
    4ec4:	7a9a      	ldrb	r2, [r3, #10]
    4ec6:	b11a      	cbz	r2, 4ed0 <AudioConnection::disconnect()+0x70>
		dst.active = false;
	}

	isConnected = false;
    4ec8:	2300      	movs	r3, #0
    4eca:	7423      	strb	r3, [r4, #16]

	__enable_irq();
    4ecc:	b662      	cpsie	i
    4ece:	bd10      	pop	{r4, pc}
		src.active = false;
	}

	dst.numConnections--;
	if (dst.numConnections == 0) {
		dst.active = false;
    4ed0:	721a      	strb	r2, [r3, #8]
    4ed2:	e7f9      	b.n	4ec8 <AudioConnection::disconnect()+0x68>
	if (p == NULL) {
//>>> PAH re-enable the IRQ
		__enable_irq();
		return;
	} else if (p == this) {
		if (p->next_dest) {
    4ed4:	68c3      	ldr	r3, [r0, #12]
			src.destination_list = next_dest;
		} else {
			src.destination_list = NULL;
    4ed6:	60d3      	str	r3, [r2, #12]
    4ed8:	e7d7      	b.n	4e8a <AudioConnection::disconnect()+0x2a>
    4eda:	bf00      	nop

00004edc <AudioStream::update_setup()>:
// their constructors.
bool AudioStream::update_scheduled = false;

bool AudioStream::update_setup(void)
{
	if (update_scheduled) return false;
    4edc:	4b0a      	ldr	r3, [pc, #40]	; (4f08 <AudioStream::update_setup()+0x2c>)
    4ede:	781a      	ldrb	r2, [r3, #0]
    4ee0:	b97a      	cbnz	r2, 4f02 <AudioStream::update_setup()+0x26>
#define DMA_NUM_CHANNELS        32

#ifdef __cplusplus
extern "C" void (* _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
    4ee2:	4a0a      	ldr	r2, [pc, #40]	; (4f0c <AudioStream::update_setup()+0x30>)
    4ee4:	490a      	ldr	r1, [pc, #40]	; (4f10 <AudioStream::update_setup()+0x34>)
// input and output based on interrupts, must check this variable in
// their constructors.
bool AudioStream::update_scheduled = false;

bool AudioStream::update_setup(void)
{
    4ee6:	b430      	push	{r4, r5}
    4ee8:	f8c2 1158 	str.w	r1, [r2, #344]	; 0x158
	if (update_scheduled) return false;
	attachInterruptVector(IRQ_SOFTWARE, software_isr);
	NVIC_SET_PRIORITY(IRQ_SOFTWARE, 208); // 255 = lowest priority
    4eec:	4c09      	ldr	r4, [pc, #36]	; (4f14 <AudioStream::update_setup()+0x38>)
    4eee:	25d0      	movs	r5, #208	; 0xd0
	NVIC_ENABLE_IRQ(IRQ_SOFTWARE);
    4ef0:	2040      	movs	r0, #64	; 0x40
	update_scheduled = true;
    4ef2:	2201      	movs	r2, #1
bool AudioStream::update_setup(void)
{
	if (update_scheduled) return false;
	attachInterruptVector(IRQ_SOFTWARE, software_isr);
	NVIC_SET_PRIORITY(IRQ_SOFTWARE, 208); // 255 = lowest priority
	NVIC_ENABLE_IRQ(IRQ_SOFTWARE);
    4ef4:	4908      	ldr	r1, [pc, #32]	; (4f18 <AudioStream::update_setup()+0x3c>)

bool AudioStream::update_setup(void)
{
	if (update_scheduled) return false;
	attachInterruptVector(IRQ_SOFTWARE, software_isr);
	NVIC_SET_PRIORITY(IRQ_SOFTWARE, 208); // 255 = lowest priority
    4ef6:	7025      	strb	r5, [r4, #0]
	NVIC_ENABLE_IRQ(IRQ_SOFTWARE);
    4ef8:	6008      	str	r0, [r1, #0]
	update_scheduled = true;
	return true;
    4efa:	4610      	mov	r0, r2
{
	if (update_scheduled) return false;
	attachInterruptVector(IRQ_SOFTWARE, software_isr);
	NVIC_SET_PRIORITY(IRQ_SOFTWARE, 208); // 255 = lowest priority
	NVIC_ENABLE_IRQ(IRQ_SOFTWARE);
	update_scheduled = true;
    4efc:	701a      	strb	r2, [r3, #0]
	return true;
}
    4efe:	bc30      	pop	{r4, r5}
    4f00:	4770      	bx	lr
// their constructors.
bool AudioStream::update_scheduled = false;

bool AudioStream::update_setup(void)
{
	if (update_scheduled) return false;
    4f02:	2000      	movs	r0, #0
    4f04:	4770      	bx	lr
    4f06:	bf00      	nop
    4f08:	20006dfc 	.word	0x20006dfc
    4f0c:	20007000 	.word	0x20007000
    4f10:	00004c49 	.word	0x00004c49
    4f14:	e000e446 	.word	0xe000e446
    4f18:	e000e108 	.word	0xe000e108

00004f1c <DMAChannel::begin(bool)>:
#warning "CR is defined as something?"
#endif


void DMAChannel::begin(bool force_initialization)
{
    4f1c:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ch = 0;

	__disable_irq();
    4f1e:	b672      	cpsid	i
	if (!force_initialization && TCD && channel < DMA_MAX_CHANNELS
    4f20:	b989      	cbnz	r1, 4f46 <DMAChannel::begin(bool)+0x2a>
    4f22:	6802      	ldr	r2, [r0, #0]
    4f24:	b17a      	cbz	r2, 4f46 <DMAChannel::begin(bool)+0x2a>
    4f26:	7903      	ldrb	r3, [r0, #4]
    4f28:	2b0f      	cmp	r3, #15
    4f2a:	d80c      	bhi.n	4f46 <DMAChannel::begin(bool)+0x2a>
	  && (dma_channel_allocated_mask & (1 << channel))
    4f2c:	4c1f      	ldr	r4, [pc, #124]	; (4fac <DMAChannel::begin(bool)+0x90>)
    4f2e:	8821      	ldrh	r1, [r4, #0]
    4f30:	fa41 f503 	asr.w	r5, r1, r3
    4f34:	07ed      	lsls	r5, r5, #31
    4f36:	d508      	bpl.n	4f4a <DMAChannel::begin(bool)+0x2e>
	  && (uint32_t)TCD == (uint32_t)(0x400E9000 + channel * 32)) {
    4f38:	4d1d      	ldr	r5, [pc, #116]	; (4fb0 <DMAChannel::begin(bool)+0x94>)
    4f3a:	441d      	add	r5, r3
    4f3c:	ebb2 1f45 	cmp.w	r2, r5, lsl #5
    4f40:	d103      	bne.n	4f4a <DMAChannel::begin(bool)+0x2e>
		// DMA channel already allocated
		__enable_irq();
    4f42:	b662      	cpsie	i
		return;
    4f44:	e00e      	b.n	4f64 <DMAChannel::begin(bool)+0x48>
    4f46:	4c19      	ldr	r4, [pc, #100]	; (4fac <DMAChannel::begin(bool)+0x90>)
    4f48:	8821      	ldrh	r1, [r4, #0]
#warning "CR is defined as something?"
#endif


void DMAChannel::begin(bool force_initialization)
{
    4f4a:	2300      	movs	r3, #0
		// DMA channel already allocated
		__enable_irq();
		return;
	}
	while (1) {
		if (!(dma_channel_allocated_mask & (1 << ch))) {
    4f4c:	fa41 f203 	asr.w	r2, r1, r3
    4f50:	f012 0201 	ands.w	r2, r2, #1
    4f54:	d008      	beq.n	4f68 <DMAChannel::begin(bool)+0x4c>
			dma_channel_allocated_mask |= (1 << ch);
			__enable_irq();
			break;
		}
		if (++ch >= DMA_MAX_CHANNELS) {
    4f56:	3301      	adds	r3, #1
    4f58:	2b10      	cmp	r3, #16
    4f5a:	d1f7      	bne.n	4f4c <DMAChannel::begin(bool)+0x30>
			__enable_irq();
    4f5c:	b662      	cpsie	i
			TCD = (TCD_t *)0;
    4f5e:	2200      	movs	r2, #0
			channel = DMA_MAX_CHANNELS;
    4f60:	7103      	strb	r3, [r0, #4]
			__enable_irq();
			break;
		}
		if (++ch >= DMA_MAX_CHANNELS) {
			__enable_irq();
			TCD = (TCD_t *)0;
    4f62:	6002      	str	r2, [r0, #0]
	*p++ = 0;
	*p++ = 0;
	*p++ = 0;
	*p++ = 0;
	*p++ = 0;
}
    4f64:	bcf0      	pop	{r4, r5, r6, r7}
    4f66:	4770      	bx	lr
		__enable_irq();
		return;
	}
	while (1) {
		if (!(dma_channel_allocated_mask & (1 << ch))) {
			dma_channel_allocated_mask |= (1 << ch);
    4f68:	2501      	movs	r5, #1
    4f6a:	409d      	lsls	r5, r3
    4f6c:	4329      	orrs	r1, r5
    4f6e:	8021      	strh	r1, [r4, #0]
			__enable_irq();
    4f70:	b662      	cpsie	i
			// attempts to use this object will hardfault
		}
	}
	channel = ch;

	CCM_CCGR5 |= CCM_CCGR5_DMA(CCM_CCGR_ON);
    4f72:	4e10      	ldr	r6, [pc, #64]	; (4fb4 <DMAChannel::begin(bool)+0x98>)
			channel = DMA_MAX_CHANNELS;
			return; // no more channels available
			// attempts to use this object will hardfault
		}
	}
	channel = ch;
    4f74:	b2dc      	uxtb	r4, r3
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
	DMA_CERQ = ch;
	DMA_CERR = ch;
	DMA_CEEI = ch;
	DMA_CINT = ch;
	TCD = (TCD_t *)(0x400E9000 + ch * 32);
    4f76:	490e      	ldr	r1, [pc, #56]	; (4fb0 <DMAChannel::begin(bool)+0x94>)
		}
	}
	channel = ch;

	CCM_CCGR5 |= CCM_CCGR5_DMA(CCM_CCGR_ON);
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
    4f78:	f240 4782 	movw	r7, #1154	; 0x482
			channel = DMA_MAX_CHANNELS;
			return; // no more channels available
			// attempts to use this object will hardfault
		}
	}
	channel = ch;
    4f7c:	7104      	strb	r4, [r0, #4]
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
	DMA_CERQ = ch;
	DMA_CERR = ch;
	DMA_CEEI = ch;
	DMA_CINT = ch;
	TCD = (TCD_t *)(0x400E9000 + ch * 32);
    4f7e:	4419      	add	r1, r3
			// attempts to use this object will hardfault
		}
	}
	channel = ch;

	CCM_CCGR5 |= CCM_CCGR5_DMA(CCM_CCGR_ON);
    4f80:	6ff5      	ldr	r5, [r6, #124]	; 0x7c
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
	DMA_CERQ = ch;
	DMA_CERR = ch;
	DMA_CEEI = ch;
	DMA_CINT = ch;
	TCD = (TCD_t *)(0x400E9000 + ch * 32);
    4f82:	014b      	lsls	r3, r1, #5
			// attempts to use this object will hardfault
		}
	}
	channel = ch;

	CCM_CCGR5 |= CCM_CCGR5_DMA(CCM_CCGR_ON);
    4f84:	f045 05c0 	orr.w	r5, r5, #192	; 0xc0
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
    4f88:	490b      	ldr	r1, [pc, #44]	; (4fb8 <DMAChannel::begin(bool)+0x9c>)
			// attempts to use this object will hardfault
		}
	}
	channel = ch;

	CCM_CCGR5 |= CCM_CCGR5_DMA(CCM_CCGR_ON);
    4f8a:	67f5      	str	r5, [r6, #124]	; 0x7c
	DMA_CR = DMA_CR_GRP1PRI | DMA_CR_EMLM | DMA_CR_EDBG;
    4f8c:	600f      	str	r7, [r1, #0]
	DMA_CERQ = ch;
    4f8e:	768c      	strb	r4, [r1, #26]
	DMA_CERR = ch;
    4f90:	778c      	strb	r4, [r1, #30]
	DMA_CEEI = ch;
    4f92:	760c      	strb	r4, [r1, #24]
	DMA_CINT = ch;
    4f94:	77cc      	strb	r4, [r1, #31]
	TCD = (TCD_t *)(0x400E9000 + ch * 32);
    4f96:	6003      	str	r3, [r0, #0]
	uint32_t *p = (uint32_t *)TCD;
	*p++ = 0;
    4f98:	601a      	str	r2, [r3, #0]
	*p++ = 0;
    4f9a:	605a      	str	r2, [r3, #4]
	*p++ = 0;
    4f9c:	609a      	str	r2, [r3, #8]
	*p++ = 0;
    4f9e:	60da      	str	r2, [r3, #12]
	*p++ = 0;
    4fa0:	611a      	str	r2, [r3, #16]
	*p++ = 0;
    4fa2:	615a      	str	r2, [r3, #20]
	*p++ = 0;
    4fa4:	619a      	str	r2, [r3, #24]
	*p++ = 0;
    4fa6:	61da      	str	r2, [r3, #28]
}
    4fa8:	bcf0      	pop	{r4, r5, r6, r7}
    4faa:	4770      	bx	lr
    4fac:	20006e04 	.word	0x20006e04
    4fb0:	02007480 	.word	0x02007480
    4fb4:	400fc000 	.word	0x400fc000
    4fb8:	400e8000 	.word	0x400e8000

00004fbc <DMAChannel::release()>:

void DMAChannel::release(void)
{
	if (channel >= DMA_MAX_CHANNELS) return;
    4fbc:	7903      	ldrb	r3, [r0, #4]
    4fbe:	2b0f      	cmp	r3, #15
    4fc0:	d810      	bhi.n	4fe4 <DMAChannel::release()+0x28>
	DMA_CERQ = channel;
    4fc2:	4a09      	ldr	r2, [pc, #36]	; (4fe8 <DMAChannel::release()+0x2c>)
    4fc4:	7693      	strb	r3, [r2, #26]
	__disable_irq();
    4fc6:	b672      	cpsid	i
	dma_channel_allocated_mask &= ~(1 << channel);
    4fc8:	4908      	ldr	r1, [pc, #32]	; (4fec <DMAChannel::release()+0x30>)
    4fca:	2301      	movs	r3, #1
    4fcc:	7902      	ldrb	r2, [r0, #4]
    4fce:	fa03 f202 	lsl.w	r2, r3, r2
    4fd2:	880b      	ldrh	r3, [r1, #0]
    4fd4:	ea23 0302 	bic.w	r3, r3, r2
    4fd8:	800b      	strh	r3, [r1, #0]
	__enable_irq();
    4fda:	b662      	cpsie	i
	channel = DMA_MAX_CHANNELS;
    4fdc:	2210      	movs	r2, #16
	TCD = (TCD_t *)0;
    4fde:	2300      	movs	r3, #0
	if (channel >= DMA_MAX_CHANNELS) return;
	DMA_CERQ = channel;
	__disable_irq();
	dma_channel_allocated_mask &= ~(1 << channel);
	__enable_irq();
	channel = DMA_MAX_CHANNELS;
    4fe0:	7102      	strb	r2, [r0, #4]
	TCD = (TCD_t *)0;
    4fe2:	6003      	str	r3, [r0, #0]
    4fe4:	4770      	bx	lr
    4fe6:	bf00      	nop
    4fe8:	400e8000 	.word	0x400e8000
    4fec:	20006e04 	.word	0x20006e04

00004ff0 <EventResponder::triggerEventNotImmediate()>:
bool EventResponder::runningFromYield = false;

// TODO: interrupt disable/enable needed in many places!!!

void EventResponder::triggerEventNotImmediate()
{
    4ff0:	b410      	push	{r4}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    4ff2:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    4ff6:	b672      	cpsid	i
	bool irq = disableInterrupts();
	if (_triggered == false) {
    4ff8:	7f43      	ldrb	r3, [r0, #29]
    4ffa:	b933      	cbnz	r3, 500a <EventResponder::triggerEventNotImmediate()+0x1a>
		// not already triggered
		if (_type == EventTypeYield) {
    4ffc:	7f01      	ldrb	r1, [r0, #28]
    4ffe:	2901      	cmp	r1, #1
    5000:	d008      	beq.n	5014 <EventResponder::triggerEventNotImmediate()+0x24>
				_next = nullptr;
				_prev = lastYield;
				_prev->_next = this;
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
    5002:	2903      	cmp	r1, #3
    5004:	d010      	beq.n	5028 <EventResponder::triggerEventNotImmediate()+0x38>
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
		} else {
			// detached, easy :-)
		}
		_triggered = true;
    5006:	2301      	movs	r3, #1
    5008:	7743      	strb	r3, [r0, #29]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    500a:	b902      	cbnz	r2, 500e <EventResponder::triggerEventNotImmediate()+0x1e>
    500c:	b662      	cpsie	i
	}
	enableInterrupts(irq);
}
    500e:	f85d 4b04 	ldr.w	r4, [sp], #4
    5012:	4770      	bx	lr
	bool irq = disableInterrupts();
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
    5014:	4c11      	ldr	r4, [pc, #68]	; (505c <EventResponder::triggerEventNotImmediate()+0x6c>)
    5016:	6821      	ldr	r1, [r4, #0]
    5018:	b1a1      	cbz	r1, 5044 <EventResponder::triggerEventNotImmediate()+0x54>
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
    501a:	4911      	ldr	r1, [pc, #68]	; (5060 <EventResponder::triggerEventNotImmediate()+0x70>)
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
    501c:	6143      	str	r3, [r0, #20]
				_prev = lastYield;
    501e:	680b      	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastYield = this;
    5020:	6008      	str	r0, [r1, #0]
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
    5022:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
    5024:	6158      	str	r0, [r3, #20]
    5026:	e7ee      	b.n	5006 <EventResponder::triggerEventNotImmediate()+0x16>
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
    5028:	4c0e      	ldr	r4, [pc, #56]	; (5064 <EventResponder::triggerEventNotImmediate()+0x74>)
    502a:	6821      	ldr	r1, [r4, #0]
    502c:	b181      	cbz	r1, 5050 <EventResponder::triggerEventNotImmediate()+0x60>
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
    502e:	490e      	ldr	r1, [pc, #56]	; (5068 <EventResponder::triggerEventNotImmediate()+0x78>)
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
    5030:	6143      	str	r3, [r0, #20]
				_prev = lastInterrupt;
    5032:	680b      	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastInterrupt = this;
    5034:	6008      	str	r0, [r1, #0]
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
    5036:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
    5038:	6158      	str	r0, [r3, #20]
				lastInterrupt = this;
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
    503a:	4b0c      	ldr	r3, [pc, #48]	; (506c <EventResponder::triggerEventNotImmediate()+0x7c>)
    503c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    5040:	6019      	str	r1, [r3, #0]
    5042:	e7e0      	b.n	5006 <EventResponder::triggerEventNotImmediate()+0x16>
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
    5044:	4b06      	ldr	r3, [pc, #24]	; (5060 <EventResponder::triggerEventNotImmediate()+0x70>)
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
    5046:	6141      	str	r1, [r0, #20]
				_prev = nullptr;
    5048:	6181      	str	r1, [r0, #24]
				firstYield = this;
    504a:	6020      	str	r0, [r4, #0]
				lastYield = this;
    504c:	6018      	str	r0, [r3, #0]
    504e:	e7da      	b.n	5006 <EventResponder::triggerEventNotImmediate()+0x16>
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
    5050:	4b05      	ldr	r3, [pc, #20]	; (5068 <EventResponder::triggerEventNotImmediate()+0x78>)
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
    5052:	6141      	str	r1, [r0, #20]
				_prev = nullptr;
    5054:	6181      	str	r1, [r0, #24]
				firstInterrupt = this;
    5056:	6020      	str	r0, [r4, #0]
				lastInterrupt = this;
    5058:	6018      	str	r0, [r3, #0]
    505a:	e7ee      	b.n	503a <EventResponder::triggerEventNotImmediate()+0x4a>
    505c:	20006e18 	.word	0x20006e18
    5060:	20006e14 	.word	0x20006e14
    5064:	20006e08 	.word	0x20006e08
    5068:	20006e0c 	.word	0x20006e0c
    506c:	e000ed04 	.word	0xe000ed04

00005070 <EventResponder::runFromInterrupt()>:
{
	EventResponder::runFromInterrupt();
}

void EventResponder::runFromInterrupt()
{
    5070:	b570      	push	{r4, r5, r6, lr}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    5072:	f3ef 8110 	mrs	r1, PRIMASK
		__disable_irq();
    5076:	b672      	cpsid	i
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
    5078:	4c0c      	ldr	r4, [pc, #48]	; (50ac <EventResponder::runFromInterrupt()+0x3c>)
    507a:	6823      	ldr	r3, [r4, #0]
		if (first) {
    507c:	b18b      	cbz	r3, 50a2 <EventResponder::runFromInterrupt()+0x32>
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
    507e:	4e0c      	ldr	r6, [pc, #48]	; (50b0 <EventResponder::runFromInterrupt()+0x40>)
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
    5080:	2500      	movs	r5, #0
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
    5082:	695a      	ldr	r2, [r3, #20]
    5084:	6022      	str	r2, [r4, #0]
			if (firstInterrupt) {
    5086:	b17a      	cbz	r2, 50a8 <EventResponder::runFromInterrupt()+0x38>
				firstInterrupt->_prev = nullptr;
    5088:	6195      	str	r5, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    508a:	b901      	cbnz	r1, 508e <EventResponder::runFromInterrupt()+0x1e>
    508c:	b662      	cpsie	i
			} else {
				lastInterrupt = nullptr;
			}
			enableInterrupts(irq);
			first->_triggered = false;
    508e:	775d      	strb	r5, [r3, #29]
			(*(first->_function))(*first);
    5090:	4618      	mov	r0, r3
    5092:	689b      	ldr	r3, [r3, #8]
    5094:	4798      	blx	r3
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    5096:	f3ef 8110 	mrs	r1, PRIMASK
		__disable_irq();
    509a:	b672      	cpsid	i

void EventResponder::runFromInterrupt()
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
    509c:	6823      	ldr	r3, [r4, #0]
		if (first) {
    509e:	2b00      	cmp	r3, #0
    50a0:	d1ef      	bne.n	5082 <EventResponder::runFromInterrupt()+0x12>
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    50a2:	b901      	cbnz	r1, 50a6 <EventResponder::runFromInterrupt()+0x36>
    50a4:	b662      	cpsie	i
    50a6:	bd70      	pop	{r4, r5, r6, pc}
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
    50a8:	6032      	str	r2, [r6, #0]
    50aa:	e7ee      	b.n	508a <EventResponder::runFromInterrupt()+0x1a>
    50ac:	20006e08 	.word	0x20006e08
    50b0:	20006e0c 	.word	0x20006e0c

000050b4 <pendablesrvreq_isr>:
	enableInterrupts(irq);
}

extern "C" void pendablesrvreq_isr(void)
{
	EventResponder::runFromInterrupt();
    50b4:	f7ff bfdc 	b.w	5070 <EventResponder::runFromInterrupt()>

000050b8 <MillisTimer::addToActiveList()>:
	enableTimerInterrupt(irq);
}

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
	if (listActive == nullptr) {
    50b8:	4a18      	ldr	r2, [pc, #96]	; (511c <MillisTimer::addToActiveList()+0x64>)
	_state = TimerWaiting;
	enableTimerInterrupt(irq);
}

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
    50ba:	b430      	push	{r4, r5}
	if (listActive == nullptr) {
    50bc:	6814      	ldr	r4, [r2, #0]
    50be:	2c00      	cmp	r4, #0
    50c0:	d028      	beq.n	5114 <MillisTimer::addToActiveList()+0x5c>
		// list is empty, easy case
		_next = nullptr;
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
    50c2:	6803      	ldr	r3, [r0, #0]
    50c4:	6821      	ldr	r1, [r4, #0]
    50c6:	428b      	cmp	r3, r1
    50c8:	d20f      	bcs.n	50ea <MillisTimer::addToActiveList()+0x32>
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
		listActive->_prev = this;
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
    50ca:	1acb      	subs	r3, r1, r3
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
    50cc:	2100      	movs	r1, #0
		_next = nullptr;
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
    50ce:	6084      	str	r4, [r0, #8]
		_prev = nullptr;
    50d0:	60c1      	str	r1, [r0, #12]
		listActive->_prev = this;
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
    50d2:	6023      	str	r3, [r4, #0]
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
		listActive->_prev = this;
    50d4:	60e0      	str	r0, [r4, #12]
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
		listActive = this;
    50d6:	6010      	str	r0, [r2, #0]
		_ms -= timer->_ms;
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
    50d8:	2302      	movs	r3, #2
}
    50da:	bc30      	pop	{r4, r5}
		_ms -= timer->_ms;
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
    50dc:	7503      	strb	r3, [r0, #20]
}
    50de:	4770      	bx	lr
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
			_ms -= timer->_ms;
    50e0:	6003      	str	r3, [r0, #0]
    50e2:	4614      	mov	r4, r2
			timer = timer->_next;
			if (_ms < timer->_ms) {
    50e4:	6811      	ldr	r1, [r2, #0]
    50e6:	428b      	cmp	r3, r1
    50e8:	d308      	bcc.n	50fc <MillisTimer::addToActiveList()+0x44>
		listActive->_ms -= _ms;	
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
    50ea:	68a2      	ldr	r2, [r4, #8]
				_state = TimerActive;
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
    50ec:	1a5b      	subs	r3, r3, r1
		listActive->_ms -= _ms;	
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
    50ee:	2a00      	cmp	r2, #0
    50f0:	d1f6      	bne.n	50e0 <MillisTimer::addToActiveList()+0x28>
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
		_next = nullptr;
    50f2:	6082      	str	r2, [r0, #8]
		_prev = timer;
    50f4:	60c4      	str	r4, [r0, #12]
				_state = TimerActive;
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
    50f6:	6003      	str	r3, [r0, #0]
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
    50f8:	60a0      	str	r0, [r4, #8]
    50fa:	e7ed      	b.n	50d8 <MillisTimer::addToActiveList()+0x20>
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
				_prev = timer->_prev;
    50fc:	68d5      	ldr	r5, [r2, #12]
				timer->_prev = this;
				_prev->_next = this;
				timer->_ms -= _ms;
    50fe:	1acb      	subs	r3, r1, r3
		while (timer->_next) {
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
    5100:	6082      	str	r2, [r0, #8]
				_prev = timer->_prev;
				timer->_prev = this;
				_prev->_next = this;
				timer->_ms -= _ms;
				_state = TimerActive;
    5102:	2202      	movs	r2, #2
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
				_prev = timer->_prev;
    5104:	60c5      	str	r5, [r0, #12]
				timer->_prev = this;
    5106:	60e0      	str	r0, [r4, #12]
				_prev->_next = this;
    5108:	68c1      	ldr	r1, [r0, #12]
    510a:	6088      	str	r0, [r1, #8]
				timer->_ms -= _ms;
    510c:	6023      	str	r3, [r4, #0]
				_state = TimerActive;
    510e:	7502      	strb	r2, [r0, #20]
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
}
    5110:	bc30      	pop	{r4, r5}
    5112:	4770      	bx	lr

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
	if (listActive == nullptr) {
		// list is empty, easy case
		_next = nullptr;
    5114:	6084      	str	r4, [r0, #8]
		_prev = nullptr;
    5116:	60c4      	str	r4, [r0, #12]
		listActive = this;
    5118:	6010      	str	r0, [r2, #0]
    511a:	e7dd      	b.n	50d8 <MillisTimer::addToActiveList()+0x20>
    511c:	20006e10 	.word	0x20006e10

00005120 <MillisTimer::runFromTimer()>:
	}
	enableTimerInterrupt(irq);
}

void MillisTimer::runFromTimer()
{
    5120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	MillisTimer *timer = listActive;
    5122:	4e22      	ldr	r6, [pc, #136]	; (51ac <MillisTimer::runFromTimer()+0x8c>)
    5124:	6834      	ldr	r4, [r6, #0]
	while (timer) {
    5126:	b32c      	cbz	r4, 5174 <MillisTimer::runFromTimer()+0x54>
		if (timer->_ms > 0) {
    5128:	6823      	ldr	r3, [r4, #0]
    512a:	2b00      	cmp	r3, #0
    512c:	d13a      	bne.n	51a4 <MillisTimer::runFromTimer()+0x84>
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
    512e:	461d      	mov	r5, r3
    5130:	4f1f      	ldr	r7, [pc, #124]	; (51b0 <MillisTimer::runFromTimer()+0x90>)
    5132:	e004      	b.n	513e <MillisTimer::runFromTimer()+0x1e>
			event.triggerEvent(0, timer);
			if (timer->_reload) {
				timer->_ms = timer->_reload;
				timer->addToActiveList();
			}
			timer = listActive;
    5134:	6834      	ldr	r4, [r6, #0]
}

void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
    5136:	b1ec      	cbz	r4, 5174 <MillisTimer::runFromTimer()+0x54>
		if (timer->_ms > 0) {
    5138:	6823      	ldr	r3, [r4, #0]
    513a:	2b00      	cmp	r3, #0
    513c:	d132      	bne.n	51a4 <MillisTimer::runFromTimer()+0x84>
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
    513e:	68a3      	ldr	r3, [r4, #8]
			if (next) next->_prev = nullptr;
    5140:	b103      	cbz	r3, 5144 <MillisTimer::runFromTimer()+0x24>
    5142:	60dd      	str	r5, [r3, #12]
			listActive = next;
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
    5144:	6920      	ldr	r0, [r4, #16]
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
    5146:	6033      	str	r3, [r6, #0]
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
    5148:	6803      	ldr	r3, [r0, #0]
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
			timer->_state = TimerOff;
    514a:	7525      	strb	r5, [r4, #20]
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
    514c:	681b      	ldr	r3, [r3, #0]
    514e:	42bb      	cmp	r3, r7
    5150:	d121      	bne.n	5196 <MillisTimer::runFromTimer()+0x76>
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
    5152:	7f03      	ldrb	r3, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    5154:	6045      	str	r5, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
    5156:	2b02      	cmp	r3, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
    5158:	60c4      	str	r4, [r0, #12]
		if (_type == EventTypeImmediate) {
    515a:	d020      	beq.n	519e <MillisTimer::runFromTimer()+0x7e>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    515c:	f7ff ff48 	bl	4ff0 <EventResponder::triggerEventNotImmediate()>
			if (timer->_reload) {
    5160:	6863      	ldr	r3, [r4, #4]
    5162:	2b00      	cmp	r3, #0
    5164:	d0e6      	beq.n	5134 <MillisTimer::runFromTimer()+0x14>
				timer->_ms = timer->_reload;
    5166:	6023      	str	r3, [r4, #0]
				timer->addToActiveList();
    5168:	4620      	mov	r0, r4
    516a:	f7ff ffa5 	bl	50b8 <MillisTimer::addToActiveList()>
			}
			timer = listActive;
    516e:	6834      	ldr	r4, [r6, #0]
}

void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
    5170:	2c00      	cmp	r4, #0
    5172:	d1e1      	bne.n	5138 <MillisTimer::runFromTimer()+0x18>
	volatile TimerStateType _state = TimerOff;
	static MillisTimer *listWaiting; // single linked list of waiting to start timers
	static MillisTimer *listActive;  // double linked list of running timers
	static bool disableTimerInterrupt() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    5174:	f3ef 8310 	mrs	r3, PRIMASK
		__disable_irq();
    5178:	b672      	cpsid	i
			}
			timer = listActive;
		}
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
    517a:	4a0e      	ldr	r2, [pc, #56]	; (51b4 <MillisTimer::runFromTimer()+0x94>)
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
    517c:	2100      	movs	r1, #0
			}
			timer = listActive;
		}
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
    517e:	6810      	ldr	r0, [r2, #0]
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
    5180:	6011      	str	r1, [r2, #0]
		return (primask == 0) ? true : false;
	}
	static void enableTimerInterrupt(bool doit) {
		if (doit) __enable_irq();
    5182:	b903      	cbnz	r3, 5186 <MillisTimer::runFromTimer()+0x66>
    5184:	b662      	cpsie	i
	enableTimerInterrupt(irq);
	while (waiting) {
    5186:	b128      	cbz	r0, 5194 <MillisTimer::runFromTimer()+0x74>
		MillisTimer *next = waiting->_next;
    5188:	6884      	ldr	r4, [r0, #8]
		waiting->addToActiveList();
    518a:	f7ff ff95 	bl	50b8 <MillisTimer::addToActiveList()>
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
	enableTimerInterrupt(irq);
	while (waiting) {
    518e:	4620      	mov	r0, r4
    5190:	2800      	cmp	r0, #0
    5192:	d1f9      	bne.n	5188 <MillisTimer::runFromTimer()+0x68>
    5194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
    5196:	4622      	mov	r2, r4
    5198:	2100      	movs	r1, #0
    519a:	4798      	blx	r3
    519c:	e7e0      	b.n	5160 <MillisTimer::runFromTimer()+0x40>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    519e:	6883      	ldr	r3, [r0, #8]
    51a0:	4798      	blx	r3
    51a2:	e7dd      	b.n	5160 <MillisTimer::runFromTimer()+0x40>
void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
		if (timer->_ms > 0) {
			timer->_ms--;
    51a4:	3b01      	subs	r3, #1
    51a6:	6023      	str	r3, [r4, #0]
			break;
    51a8:	e7e4      	b.n	5174 <MillisTimer::runFromTimer()+0x54>
    51aa:	bf00      	nop
    51ac:	20006e10 	.word	0x20006e10
    51b0:	00001cd9 	.word	0x00001cd9
    51b4:	20006e20 	.word	0x20006e20

000051b8 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    51b8:	4a04      	ldr	r2, [pc, #16]	; (51cc <systick_isr+0x14>)
    51ba:	4b05      	ldr	r3, [pc, #20]	; (51d0 <systick_isr+0x18>)
    51bc:	6811      	ldr	r1, [r2, #0]
	systick_millis_count++;
    51be:	4a05      	ldr	r2, [pc, #20]	; (51d4 <systick_isr+0x1c>)
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    51c0:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
    51c2:	6813      	ldr	r3, [r2, #0]
    51c4:	3301      	adds	r3, #1
    51c6:	6013      	str	r3, [r2, #0]
	MillisTimer::runFromTimer();
    51c8:	f7ff bfaa 	b.w	5120 <MillisTimer::runFromTimer()>
    51cc:	e0001004 	.word	0xe0001004
    51d0:	20006b44 	.word	0x20006b44
    51d4:	20006b4c 	.word	0x20006b4c

000051d8 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
    51d8:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
    51da:	f7fb faff 	bl	7dc <setup>
	while (1) {
		loop();
    51de:	f7fb fbb9 	bl	954 <loop>
		yield();
    51e2:	f000 f881 	bl	52e8 <yield>
    51e6:	e7fa      	b.n	51de <main+0x6>

000051e8 <Print::write(unsigned char const*, unsigned int)>:

#include "debug/printf.h"
#undef printf

size_t Print::write(const uint8_t *buffer, size_t size)
{
    51e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (buffer == nullptr) return 0;
    51ea:	460e      	mov	r6, r1
    51ec:	b171      	cbz	r1, 520c <Print::write(unsigned char const*, unsigned int)+0x24>
	size_t count = 0;
	while (size--) count += write(*buffer++);
    51ee:	b17a      	cbz	r2, 5210 <Print::write(unsigned char const*, unsigned int)+0x28>
    51f0:	4607      	mov	r7, r0
    51f2:	4614      	mov	r4, r2
    51f4:	2500      	movs	r5, #0
    51f6:	683b      	ldr	r3, [r7, #0]
    51f8:	4638      	mov	r0, r7
    51fa:	f816 1b01 	ldrb.w	r1, [r6], #1
    51fe:	681b      	ldr	r3, [r3, #0]
    5200:	4798      	blx	r3
    5202:	3c01      	subs	r4, #1
    5204:	4405      	add	r5, r0
    5206:	d1f6      	bne.n	51f6 <Print::write(unsigned char const*, unsigned int)+0xe>
    5208:	4628      	mov	r0, r5
    520a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#include "debug/printf.h"
#undef printf

size_t Print::write(const uint8_t *buffer, size_t size)
{
	if (buffer == nullptr) return 0;
    520c:	4608      	mov	r0, r1
    520e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5210:	4610      	mov	r0, r2
	size_t count = 0;
	while (size--) count += write(*buffer++);
	return count;
}
    5212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005214 <Print::println()>:
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
    5214:	b510      	push	{r4, lr}
	uint8_t buf[2]={'\r', '\n'};
    5216:	4c06      	ldr	r4, [pc, #24]	; (5230 <Print::println()+0x1c>)
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
    5218:	b082      	sub	sp, #8
	uint8_t buf[2]={'\r', '\n'};
	return write(buf, 2);
    521a:	6803      	ldr	r3, [r0, #0]
    521c:	2202      	movs	r2, #2
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
    521e:	8824      	ldrh	r4, [r4, #0]
	return write(buf, 2);
    5220:	a901      	add	r1, sp, #4
    5222:	685b      	ldr	r3, [r3, #4]
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
    5224:	f8ad 4004 	strh.w	r4, [sp, #4]
	return write(buf, 2);
    5228:	4798      	blx	r3
}
    522a:	b002      	add	sp, #8
    522c:	bd10      	pop	{r4, pc}
    522e:	bf00      	nop
    5230:	20000cd4 	.word	0x20000cd4

00005234 <Print::printNumber(unsigned long, unsigned char, unsigned char)>:
	return vdprintf((int)this, (const char *)format, ap);
#endif
}

size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
{
    5234:	b5f0      	push	{r4, r5, r6, r7, lr}
    5236:	4606      	mov	r6, r0
    5238:	b08b      	sub	sp, #44	; 0x2c
	uint8_t digit, i;

	// TODO: make these checks as inline, since base is
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
    523a:	2a00      	cmp	r2, #0
    523c:	d033      	beq.n	52a6 <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x72>
		return write((uint8_t)n);
	} else if (base == 1) {
		base = 10;
    523e:	2a01      	cmp	r2, #1
    5240:	bf08      	it	eq
    5242:	220a      	moveq	r2, #10
	}


	if (n == 0) {
    5244:	b351      	cbz	r1, 529c <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x68>
    5246:	2521      	movs	r5, #33	; 0x21
    5248:	e000      	b.n	524c <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x18>
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
			n /= base;
			if (n == 0) break;
			i--;
    524a:	b2fd      	uxtb	r5, r7
    524c:	1e6f      	subs	r7, r5, #1
		buf[sizeof(buf) - 1] = '0';
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
		while (1) {
			digit = n % base;
    524e:	fbb1 f4f2 	udiv	r4, r1, r2
    5252:	fb02 1114 	mls	r1, r2, r4, r1
    5256:	b2c8      	uxtb	r0, r1
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    5258:	2909      	cmp	r1, #9
    525a:	f100 0137 	add.w	r1, r0, #55	; 0x37
    525e:	f100 0030 	add.w	r0, r0, #48	; 0x30
    5262:	bf88      	it	hi
    5264:	b2c8      	uxtbhi	r0, r1
			n /= base;
			if (n == 0) break;
    5266:	4621      	mov	r1, r4
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    5268:	ac0a      	add	r4, sp, #40	; 0x28
    526a:	bf98      	it	ls
    526c:	b2c0      	uxtbls	r0, r0
    526e:	442c      	add	r4, r5
    5270:	f804 0c24 	strb.w	r0, [r4, #-36]
			n /= base;
			if (n == 0) break;
    5274:	2900      	cmp	r1, #0
    5276:	d1e8      	bne.n	524a <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x16>
			i--;
		}
	}
	if (sign) {
    5278:	b133      	cbz	r3, 5288 <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x54>
		i--;
    527a:	3d01      	subs	r5, #1
		buf[i] = '-';
    527c:	ab0a      	add	r3, sp, #40	; 0x28
    527e:	222d      	movs	r2, #45	; 0x2d
			if (n == 0) break;
			i--;
		}
	}
	if (sign) {
		i--;
    5280:	b2ed      	uxtb	r5, r5
		buf[i] = '-';
    5282:	442b      	add	r3, r5
    5284:	f803 2c24 	strb.w	r2, [r3, #-36]
	}
	return write(buf + i, sizeof(buf) - i);
    5288:	6833      	ldr	r3, [r6, #0]
    528a:	a901      	add	r1, sp, #4
    528c:	f1c5 0222 	rsb	r2, r5, #34	; 0x22
    5290:	4630      	mov	r0, r6
    5292:	4429      	add	r1, r5
    5294:	685b      	ldr	r3, [r3, #4]
    5296:	4798      	blx	r3
}
    5298:	b00b      	add	sp, #44	; 0x2c
    529a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		base = 10;
	}


	if (n == 0) {
		buf[sizeof(buf) - 1] = '0';
    529c:	2230      	movs	r2, #48	; 0x30
		i = sizeof(buf) - 1;
    529e:	2521      	movs	r5, #33	; 0x21
		base = 10;
	}


	if (n == 0) {
		buf[sizeof(buf) - 1] = '0';
    52a0:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
    52a4:	e7e8      	b.n	5278 <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x44>

	// TODO: make these checks as inline, since base is
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
		return write((uint8_t)n);
    52a6:	6803      	ldr	r3, [r0, #0]
    52a8:	b2c9      	uxtb	r1, r1
    52aa:	681b      	ldr	r3, [r3, #0]
    52ac:	4798      	blx	r3
	if (sign) {
		i--;
		buf[i] = '-';
	}
	return write(buf + i, sizeof(buf) - i);
}
    52ae:	b00b      	add	sp, #44	; 0x2c
    52b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52b2:	bf00      	nop

000052b4 <usb_serial_class::clear()>:
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
    52b4:	f7ff bbe6 	b.w	4a84 <usb_serial_flush_input>

000052b8 <usb_serial_class::peek()>:
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
    52b8:	f7ff bbbc 	b.w	4a34 <usb_serial_peekchar>

000052bc <usb_serial_class::read()>:
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
    52bc:	f7ff bc1c 	b.w	4af8 <usb_serial_getchar>

000052c0 <usb_serial_class::available()>:
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
    52c0:	f7ff bbda 	b.w	4a78 <usb_serial_available>

000052c4 <usb_serial_class::flush()>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
    52c4:	f7ff bc70 	b.w	4ba8 <usb_serial_flush_output>

000052c8 <usb_serial_class::availableForWrite()>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
	size_t write(unsigned long n) { return write((uint8_t)n); }
	size_t write(long n) { return write((uint8_t)n); }
	size_t write(unsigned int n) { return write((uint8_t)n); }
	size_t write(int n) { return write((uint8_t)n); }
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
    52c8:	f7ff bc48 	b.w	4b5c <usb_serial_write_buffer_free>

000052cc <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
    52cc:	4608      	mov	r0, r1
    52ce:	4611      	mov	r1, r2
    52d0:	f7ff bc38 	b.w	4b44 <usb_serial_write>

000052d4 <usb_serial_class::write(unsigned char)>:
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
    52d4:	4608      	mov	r0, r1
    52d6:	f7ff bc1f 	b.w	4b18 <usb_serial_putchar>
    52da:	bf00      	nop

000052dc <serialEvent()>:
#endif

#endif // F_CPU
uint8_t usb_enable_serial_event_processing = 1;
void serialEvent() __attribute__((weak));
void serialEvent() {usb_enable_serial_event_processing = 0;}
    52dc:	4b01      	ldr	r3, [pc, #4]	; (52e4 <serialEvent()+0x8>)
    52de:	2200      	movs	r2, #0
    52e0:	701a      	strb	r2, [r3, #0]
    52e2:	4770      	bx	lr
    52e4:	20004606 	.word	0x20004606

000052e8 <yield>:

extern uint8_t usb_enable_serial_event_processing; // from usb_inst.cpp

void yield(void) __attribute__ ((weak));
void yield(void)
{
    52e8:	b570      	push	{r4, r5, r6, lr}
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
    52ea:	4c21      	ldr	r4, [pc, #132]	; (5370 <yield+0x88>)
    52ec:	7823      	ldrb	r3, [r4, #0]
    52ee:	b983      	cbnz	r3, 5312 <yield+0x2a>
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
    52f0:	4b20      	ldr	r3, [pc, #128]	; (5374 <yield+0x8c>)
void yield(void)
{
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
	running = 1;
    52f2:	2201      	movs	r2, #1


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
    52f4:	781b      	ldrb	r3, [r3, #0]
void yield(void)
{
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
	running = 1;
    52f6:	7022      	strb	r2, [r4, #0]


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
    52f8:	bb1b      	cbnz	r3, 5342 <yield+0x5a>

	// Current workaround until integrate with EventResponder.
	if (HardwareSerial::serial_event_handlers_active) HardwareSerial::processSerialEvents();
    52fa:	4b1f      	ldr	r3, [pc, #124]	; (5378 <yield+0x90>)
    52fc:	781b      	ldrb	r3, [r3, #0]
    52fe:	2b00      	cmp	r3, #0
    5300:	d129      	bne.n	5356 <yield+0x6e>
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);

	static void runFromYield() {
		if (!firstYield) return;
    5302:	4b1e      	ldr	r3, [pc, #120]	; (537c <yield+0x94>)

	running = 0;
    5304:	2100      	movs	r1, #0
    5306:	681a      	ldr	r2, [r3, #0]
    5308:	7021      	strb	r1, [r4, #0]
    530a:	b112      	cbz	r2, 5312 <yield+0x2a>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    530c:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    5310:	b102      	cbz	r2, 5314 <yield+0x2c>
    5312:	bd70      	pop	{r4, r5, r6, pc}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    5314:	f3ef 8010 	mrs	r0, PRIMASK
		__disable_irq();
    5318:	b672      	cpsid	i
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
		if (ipsr != 0) return;
		// Next, check if any events have been triggered
		bool irq = disableInterrupts();
		EventResponder *first = firstYield;
    531a:	681a      	ldr	r2, [r3, #0]
		if (first == nullptr) {
    531c:	b1f2      	cbz	r2, 535c <yield+0x74>
			return;
		}
		// Finally, make sure we're not being recursively called,
		// which can happen if the user's function does anything
		// that calls yield.
		if (runningFromYield) {
    531e:	4c18      	ldr	r4, [pc, #96]	; (5380 <yield+0x98>)
    5320:	7821      	ldrb	r1, [r4, #0]
    5322:	b9d9      	cbnz	r1, 535c <yield+0x74>
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
    5324:	2601      	movs	r6, #1
		firstYield = first->_next;
    5326:	6955      	ldr	r5, [r2, #20]
		if (runningFromYield) {
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
    5328:	7026      	strb	r6, [r4, #0]
		firstYield = first->_next;
    532a:	601d      	str	r5, [r3, #0]
		if (firstYield) {
    532c:	b1d5      	cbz	r5, 5364 <yield+0x7c>
			firstYield->_prev = nullptr;
    532e:	61a9      	str	r1, [r5, #24]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    5330:	b900      	cbnz	r0, 5334 <yield+0x4c>
    5332:	b662      	cpsie	i
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
    5334:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    5336:	6893      	ldr	r3, [r2, #8]
    5338:	4610      	mov	r0, r2
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
    533a:	7755      	strb	r5, [r2, #29]
		(*(first->_function))(*first);
    533c:	4798      	blx	r3
		runningFromYield = false;
    533e:	7025      	strb	r5, [r4, #0]
    5340:	bd70      	pop	{r4, r5, r6, pc}
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
    5342:	f7ff fb99 	bl	4a78 <usb_serial_available>
	if (running) return; // TODO: does this need to be atomic?
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
    5346:	2800      	cmp	r0, #0
    5348:	d0d7      	beq.n	52fa <yield+0x12>
    534a:	f7ff ffc7 	bl	52dc <serialEvent()>

	// Current workaround until integrate with EventResponder.
	if (HardwareSerial::serial_event_handlers_active) HardwareSerial::processSerialEvents();
    534e:	4b0a      	ldr	r3, [pc, #40]	; (5378 <yield+0x90>)
    5350:	781b      	ldrb	r3, [r3, #0]
    5352:	2b00      	cmp	r3, #0
    5354:	d0d5      	beq.n	5302 <yield+0x1a>
    5356:	f000 f83f 	bl	53d8 <HardwareSerial::processSerialEvents()>
    535a:	e7d2      	b.n	5302 <yield+0x1a>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    535c:	2800      	cmp	r0, #0
    535e:	d1d8      	bne.n	5312 <yield+0x2a>
    5360:	b662      	cpsie	i
    5362:	bd70      	pop	{r4, r5, r6, pc}
		runningFromYield = true;
		firstYield = first->_next;
		if (firstYield) {
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
    5364:	4b07      	ldr	r3, [pc, #28]	; (5384 <yield+0x9c>)
    5366:	601d      	str	r5, [r3, #0]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    5368:	2800      	cmp	r0, #0
    536a:	d1e3      	bne.n	5334 <yield+0x4c>
    536c:	e7e1      	b.n	5332 <yield+0x4a>
    536e:	bf00      	nop
    5370:	20006e24 	.word	0x20006e24
    5374:	20004606 	.word	0x20004606
    5378:	20006e44 	.word	0x20006e44
    537c:	20006e18 	.word	0x20006e18
    5380:	20006e1c 	.word	0x20006e1c
    5384:	20006e14 	.word	0x20006e14

00005388 <ultoa>:
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    5388:	b4f0      	push	{r4, r5, r6, r7}
    538a:	1e4e      	subs	r6, r1, #1
	unsigned digit;
	int i=0, j;
    538c:	2500      	movs	r5, #0
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    538e:	4637      	mov	r7, r6
    5390:	e000      	b.n	5394 <ultoa+0xc>
	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
    5392:	3501      	adds	r5, #1
	unsigned digit;
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
    5394:	fbb0 f3f2 	udiv	r3, r0, r2
    5398:	fb02 0013 	mls	r0, r2, r3, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    539c:	f100 0437 	add.w	r4, r0, #55	; 0x37
    53a0:	2809      	cmp	r0, #9
    53a2:	f100 0030 	add.w	r0, r0, #48	; 0x30
    53a6:	b2e4      	uxtb	r4, r4
    53a8:	bf98      	it	ls
    53aa:	b2c4      	uxtbls	r4, r0
		val /= radix;
		if (val == 0) break;
    53ac:	4618      	mov	r0, r3
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    53ae:	f807 4f01 	strb.w	r4, [r7, #1]!
		val /= radix;
		if (val == 0) break;
    53b2:	2b00      	cmp	r3, #0
    53b4:	d1ed      	bne.n	5392 <ultoa+0xa>
		i++;
	}
	buf[i + 1] = 0;
    53b6:	194a      	adds	r2, r1, r5
    53b8:	7053      	strb	r3, [r2, #1]
	for (j=0; j < i; j++, i--) {
    53ba:	b14d      	cbz	r5, 53d0 <ultoa+0x48>
    53bc:	3301      	adds	r3, #1
		t = buf[j];
    53be:	f816 4f01 	ldrb.w	r4, [r6, #1]!
		buf[j] = buf[i];
    53c2:	7817      	ldrb	r7, [r2, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    53c4:	1ae8      	subs	r0, r5, r3
		t = buf[j];
		buf[j] = buf[i];
    53c6:	7037      	strb	r7, [r6, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    53c8:	4283      	cmp	r3, r0
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
    53ca:	f802 4901 	strb.w	r4, [r2], #-1
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    53ce:	dbf5      	blt.n	53bc <ultoa+0x34>
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
	}
	return buf;
}
    53d0:	4608      	mov	r0, r1
    53d2:	bcf0      	pop	{r4, r5, r6, r7}
    53d4:	4770      	bx	lr
    53d6:	bf00      	nop

000053d8 <HardwareSerial::processSerialEvents()>:
	//digitalWrite(4, LOW);
}


void HardwareSerial::processSerialEvents()
{
    53d8:	b538      	push	{r3, r4, r5, lr}
	if (!serial_event_handlers_active) return;	// bail quick if no one processing SerialEvents.
    53da:	4b07      	ldr	r3, [pc, #28]	; (53f8 <HardwareSerial::processSerialEvents()+0x20>)
    53dc:	781c      	ldrb	r4, [r3, #0]
    53de:	b14c      	cbz	r4, 53f4 <HardwareSerial::processSerialEvents()+0x1c>
    53e0:	4d06      	ldr	r5, [pc, #24]	; (53fc <HardwareSerial::processSerialEvents()+0x24>)
	uint8_t handlers_still_to_process = serial_event_handlers_active;
	for (uint8_t i = 0; i < 8; i++) {
		if (serial_event_handler_checks[i]) {
    53e2:	f855 3f04 	ldr.w	r3, [r5, #4]!
    53e6:	2b00      	cmp	r3, #0
    53e8:	d0fb      	beq.n	53e2 <HardwareSerial::processSerialEvents()+0xa>
			(*serial_event_handler_checks[i])();
    53ea:	4798      	blx	r3
			if (--handlers_still_to_process == 0) return;
    53ec:	1e63      	subs	r3, r4, #1
    53ee:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
    53f2:	d1f6      	bne.n	53e2 <HardwareSerial::processSerialEvents()+0xa>
    53f4:	bd38      	pop	{r3, r4, r5, pc}
    53f6:	bf00      	nop
    53f8:	20006e44 	.word	0x20006e44
    53fc:	20006e24 	.word	0x20006e24

00005400 <arm_radix4_butterfly_q15>:
    5400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5404:	469b      	mov	fp, r3
    5406:	b091      	sub	sp, #68	; 0x44
    5408:	088b      	lsrs	r3, r1, #2
    540a:	4606      	mov	r6, r0
    540c:	900e      	str	r0, [sp, #56]	; 0x38
    540e:	2500      	movs	r5, #0
    5410:	4618      	mov	r0, r3
    5412:	9103      	str	r1, [sp, #12]
    5414:	930f      	str	r3, [sp, #60]	; 0x3c
    5416:	4637      	mov	r7, r6
    5418:	0081      	lsls	r1, r0, #2
    541a:	4682      	mov	sl, r0
    541c:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
    5420:	4696      	mov	lr, r2
    5422:	1870      	adds	r0, r6, r1
    5424:	9207      	str	r2, [sp, #28]
    5426:	009b      	lsls	r3, r3, #2
    5428:	462c      	mov	r4, r5
    542a:	1846      	adds	r6, r0, r1
    542c:	462a      	mov	r2, r5
    542e:	9304      	str	r3, [sp, #16]
    5430:	4431      	add	r1, r6
    5432:	9601      	str	r6, [sp, #4]
    5434:	f8cd b008 	str.w	fp, [sp, #8]
    5438:	683b      	ldr	r3, [r7, #0]
    543a:	fa93 fc22 	shadd16	ip, r3, r2
    543e:	fa9c fc22 	shadd16	ip, ip, r2
    5442:	9b01      	ldr	r3, [sp, #4]
    5444:	681b      	ldr	r3, [r3, #0]
    5446:	fa93 f322 	shadd16	r3, r3, r2
    544a:	fa93 f322 	shadd16	r3, r3, r2
    544e:	fa9c f813 	qadd16	r8, ip, r3
    5452:	fadc fc13 	qsub16	ip, ip, r3
    5456:	6803      	ldr	r3, [r0, #0]
    5458:	fa93 f322 	shadd16	r3, r3, r2
    545c:	fa93 f922 	shadd16	r9, r3, r2
    5460:	680b      	ldr	r3, [r1, #0]
    5462:	fa93 f322 	shadd16	r3, r3, r2
    5466:	fa93 f322 	shadd16	r3, r3, r2
    546a:	fa99 f313 	qadd16	r3, r9, r3
    546e:	fa98 f923 	shadd16	r9, r8, r3
    5472:	f847 9b04 	str.w	r9, [r7], #4
    5476:	fad8 f313 	qsub16	r3, r8, r3
    547a:	f85e 9034 	ldr.w	r9, [lr, r4, lsl #3]
    547e:	fb29 fb03 	smuad	fp, r9, r3
    5482:	fb49 f913 	smusdx	r9, r9, r3
    5486:	6803      	ldr	r3, [r0, #0]
    5488:	fa93 f322 	shadd16	r3, r3, r2
    548c:	fa93 f822 	shadd16	r8, r3, r2
    5490:	4b78      	ldr	r3, [pc, #480]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    5492:	ea09 0303 	and.w	r3, r9, r3
    5496:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
    549a:	f840 3b04 	str.w	r3, [r0], #4
    549e:	680b      	ldr	r3, [r1, #0]
    54a0:	fa93 f322 	shadd16	r3, r3, r2
    54a4:	fa93 f322 	shadd16	r3, r3, r2
    54a8:	fad8 f313 	qsub16	r3, r8, r3
    54ac:	faac f913 	qasx	r9, ip, r3
    54b0:	faec fc13 	qsax	ip, ip, r3
    54b4:	f85e 3024 	ldr.w	r3, [lr, r4, lsl #2]
    54b8:	fb23 f80c 	smuad	r8, r3, ip
    54bc:	fb43 fc1c 	smusdx	ip, r3, ip
    54c0:	4b6c      	ldr	r3, [pc, #432]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    54c2:	9e01      	ldr	r6, [sp, #4]
    54c4:	ea0c 0303 	and.w	r3, ip, r3
    54c8:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
    54cc:	f846 3b04 	str.w	r3, [r6], #4
    54d0:	9601      	str	r6, [sp, #4]
    54d2:	462e      	mov	r6, r5
    54d4:	f85e 3005 	ldr.w	r3, [lr, r5]
    54d8:	fb23 fc09 	smuad	ip, r3, r9
    54dc:	fb43 f919 	smusdx	r9, r3, r9
    54e0:	4b64      	ldr	r3, [pc, #400]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    54e2:	f1ba 0a01 	subs.w	sl, sl, #1
    54e6:	9d02      	ldr	r5, [sp, #8]
    54e8:	ea09 0303 	and.w	r3, r9, r3
    54ec:	442c      	add	r4, r5
    54ee:	9d04      	ldr	r5, [sp, #16]
    54f0:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
    54f4:	442e      	add	r6, r5
    54f6:	f841 3b04 	str.w	r3, [r1], #4
    54fa:	4635      	mov	r5, r6
    54fc:	d19c      	bne.n	5438 <arm_radix4_butterfly_q15+0x38>
    54fe:	f8dd b008 	ldr.w	fp, [sp, #8]
    5502:	ea4f 038b 	mov.w	r3, fp, lsl #2
    5506:	9309      	str	r3, [sp, #36]	; 0x24
    5508:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    550a:	2b04      	cmp	r3, #4
    550c:	f240 8086 	bls.w	561c <arm_radix4_butterfly_q15+0x21c>
    5510:	f8cd a010 	str.w	sl, [sp, #16]
    5514:	930c      	str	r3, [sp, #48]	; 0x30
    5516:	9302      	str	r3, [sp, #8]
    5518:	9a02      	ldr	r2, [sp, #8]
    551a:	2100      	movs	r1, #0
    551c:	0893      	lsrs	r3, r2, #2
    551e:	9105      	str	r1, [sp, #20]
    5520:	0097      	lsls	r7, r2, #2
    5522:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5524:	930d      	str	r3, [sp, #52]	; 0x34
    5526:	9206      	str	r2, [sp, #24]
    5528:	1e5a      	subs	r2, r3, #1
    552a:	009b      	lsls	r3, r3, #2
    552c:	9108      	str	r1, [sp, #32]
    552e:	920a      	str	r2, [sp, #40]	; 0x28
    5530:	930b      	str	r3, [sp, #44]	; 0x2c
    5532:	9907      	ldr	r1, [sp, #28]
    5534:	9a08      	ldr	r2, [sp, #32]
    5536:	460d      	mov	r5, r1
    5538:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    553a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    553e:	4611      	mov	r1, r2
    5540:	f855 c022 	ldr.w	ip, [r5, r2, lsl #2]
    5544:	9a07      	ldr	r2, [sp, #28]
    5546:	9e06      	ldr	r6, [sp, #24]
    5548:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
    554c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    554e:	1930      	adds	r0, r6, r4
    5550:	f852 8031 	ldr.w	r8, [r2, r1, lsl #3]
    5554:	18cb      	adds	r3, r1, r3
    5556:	9a05      	ldr	r2, [sp, #20]
    5558:	1825      	adds	r5, r4, r0
    555a:	9308      	str	r3, [sp, #32]
    555c:	9b03      	ldr	r3, [sp, #12]
    555e:	442c      	add	r4, r5
    5560:	4293      	cmp	r3, r2
    5562:	d946      	bls.n	55f2 <arm_radix4_butterfly_q15+0x1f2>
    5564:	9b02      	ldr	r3, [sp, #8]
    5566:	9501      	str	r5, [sp, #4]
    5568:	eb03 0e02 	add.w	lr, r3, r2
    556c:	9a01      	ldr	r2, [sp, #4]
    556e:	6833      	ldr	r3, [r6, #0]
    5570:	6812      	ldr	r2, [r2, #0]
    5572:	fa93 fa12 	qadd16	sl, r3, r2
    5576:	fad3 f312 	qsub16	r3, r3, r2
    557a:	6801      	ldr	r1, [r0, #0]
    557c:	6822      	ldr	r2, [r4, #0]
    557e:	fa91 f112 	qadd16	r1, r1, r2
    5582:	fa9a f221 	shadd16	r2, sl, r1
    5586:	9d04      	ldr	r5, [sp, #16]
    5588:	fa92 f225 	shadd16	r2, r2, r5
    558c:	6032      	str	r2, [r6, #0]
    558e:	443e      	add	r6, r7
    5590:	fada f121 	shsub16	r1, sl, r1
    5594:	fb28 fb01 	smuad	fp, r8, r1
    5598:	fb48 f211 	smusdx	r2, r8, r1
    559c:	4935      	ldr	r1, [pc, #212]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    559e:	f8d0 a000 	ldr.w	sl, [r0]
    55a2:	4011      	ands	r1, r2
    55a4:	ea41 411b 	orr.w	r1, r1, fp, lsr #16
    55a8:	6001      	str	r1, [r0, #0]
    55aa:	4438      	add	r0, r7
    55ac:	6822      	ldr	r2, [r4, #0]
    55ae:	fada f212 	qsub16	r2, sl, r2
    55b2:	faa3 f122 	shasx	r1, r3, r2
    55b6:	fae3 f322 	shsax	r3, r3, r2
    55ba:	fb2c fb03 	smuad	fp, ip, r3
    55be:	fb4c f313 	smusdx	r3, ip, r3
    55c2:	4a2c      	ldr	r2, [pc, #176]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    55c4:	401a      	ands	r2, r3
    55c6:	9b01      	ldr	r3, [sp, #4]
    55c8:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
    55cc:	601a      	str	r2, [r3, #0]
    55ce:	443b      	add	r3, r7
    55d0:	9301      	str	r3, [sp, #4]
    55d2:	fb29 f201 	smuad	r2, r9, r1
    55d6:	fb49 f111 	smusdx	r1, r9, r1
    55da:	4b26      	ldr	r3, [pc, #152]	; (5674 <arm_radix4_butterfly_q15+0x274>)
    55dc:	46f2      	mov	sl, lr
    55de:	9d02      	ldr	r5, [sp, #8]
    55e0:	400b      	ands	r3, r1
    55e2:	44ae      	add	lr, r5
    55e4:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
    55e8:	6023      	str	r3, [r4, #0]
    55ea:	443c      	add	r4, r7
    55ec:	9b03      	ldr	r3, [sp, #12]
    55ee:	4553      	cmp	r3, sl
    55f0:	d8bc      	bhi.n	556c <arm_radix4_butterfly_q15+0x16c>
    55f2:	9a06      	ldr	r2, [sp, #24]
    55f4:	9b05      	ldr	r3, [sp, #20]
    55f6:	3204      	adds	r2, #4
    55f8:	3301      	adds	r3, #1
    55fa:	9206      	str	r2, [sp, #24]
    55fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    55fe:	9305      	str	r3, [sp, #20]
    5600:	4293      	cmp	r3, r2
    5602:	d996      	bls.n	5532 <arm_radix4_butterfly_q15+0x132>
    5604:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5606:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5608:	089b      	lsrs	r3, r3, #2
    560a:	9202      	str	r2, [sp, #8]
    560c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    560e:	2b04      	cmp	r3, #4
    5610:	930c      	str	r3, [sp, #48]	; 0x30
    5612:	ea4f 0282 	mov.w	r2, r2, lsl #2
    5616:	9209      	str	r2, [sp, #36]	; 0x24
    5618:	f63f af7e 	bhi.w	5518 <arm_radix4_butterfly_q15+0x118>
    561c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    561e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5620:	3410      	adds	r4, #16
    5622:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5626:	f854 7c08 	ldr.w	r7, [r4, #-8]
    562a:	fa93 f117 	qadd16	r1, r3, r7
    562e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
    5632:	f854 0c04 	ldr.w	r0, [r4, #-4]
    5636:	fa92 f510 	qadd16	r5, r2, r0
    563a:	fa91 f525 	shadd16	r5, r1, r5
    563e:	f844 5c10 	str.w	r5, [r4, #-16]
    5642:	fa92 f510 	qadd16	r5, r2, r0
    5646:	fad1 f125 	shsub16	r1, r1, r5
    564a:	f844 1c0c 	str.w	r1, [r4, #-12]
    564e:	fad3 f317 	qsub16	r3, r3, r7
    5652:	fad2 f210 	qsub16	r2, r2, r0
    5656:	fae3 f122 	shsax	r1, r3, r2
    565a:	f844 1c08 	str.w	r1, [r4, #-8]
    565e:	faa3 f322 	shasx	r3, r3, r2
    5662:	3e01      	subs	r6, #1
    5664:	f844 3c04 	str.w	r3, [r4, #-4]
    5668:	f104 0410 	add.w	r4, r4, #16
    566c:	d1d9      	bne.n	5622 <arm_radix4_butterfly_q15+0x222>
    566e:	b011      	add	sp, #68	; 0x44
    5670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5674:	ffff0000 	.word	0xffff0000

00005678 <arm_radix4_butterfly_inverse_q15>:
    5678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    567c:	469b      	mov	fp, r3
    567e:	b091      	sub	sp, #68	; 0x44
    5680:	088b      	lsrs	r3, r1, #2
    5682:	4606      	mov	r6, r0
    5684:	900e      	str	r0, [sp, #56]	; 0x38
    5686:	2500      	movs	r5, #0
    5688:	4618      	mov	r0, r3
    568a:	9103      	str	r1, [sp, #12]
    568c:	930f      	str	r3, [sp, #60]	; 0x3c
    568e:	4637      	mov	r7, r6
    5690:	0081      	lsls	r1, r0, #2
    5692:	4682      	mov	sl, r0
    5694:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
    5698:	4696      	mov	lr, r2
    569a:	1870      	adds	r0, r6, r1
    569c:	9207      	str	r2, [sp, #28]
    569e:	009b      	lsls	r3, r3, #2
    56a0:	462c      	mov	r4, r5
    56a2:	1846      	adds	r6, r0, r1
    56a4:	462a      	mov	r2, r5
    56a6:	9304      	str	r3, [sp, #16]
    56a8:	4431      	add	r1, r6
    56aa:	9601      	str	r6, [sp, #4]
    56ac:	f8cd b008 	str.w	fp, [sp, #8]
    56b0:	683b      	ldr	r3, [r7, #0]
    56b2:	fa93 fc22 	shadd16	ip, r3, r2
    56b6:	fa9c fc22 	shadd16	ip, ip, r2
    56ba:	9b01      	ldr	r3, [sp, #4]
    56bc:	681b      	ldr	r3, [r3, #0]
    56be:	fa93 f322 	shadd16	r3, r3, r2
    56c2:	fa93 f322 	shadd16	r3, r3, r2
    56c6:	fa9c f813 	qadd16	r8, ip, r3
    56ca:	fadc fc13 	qsub16	ip, ip, r3
    56ce:	6803      	ldr	r3, [r0, #0]
    56d0:	fa93 f322 	shadd16	r3, r3, r2
    56d4:	fa93 f922 	shadd16	r9, r3, r2
    56d8:	680b      	ldr	r3, [r1, #0]
    56da:	fa93 f322 	shadd16	r3, r3, r2
    56de:	fa93 f322 	shadd16	r3, r3, r2
    56e2:	fa99 f313 	qadd16	r3, r9, r3
    56e6:	fa98 f923 	shadd16	r9, r8, r3
    56ea:	f847 9b04 	str.w	r9, [r7], #4
    56ee:	fad8 f313 	qsub16	r3, r8, r3
    56f2:	f85e 9034 	ldr.w	r9, [lr, r4, lsl #3]
    56f6:	fb49 fb03 	smusd	fp, r9, r3
    56fa:	fb29 f913 	smuadx	r9, r9, r3
    56fe:	6803      	ldr	r3, [r0, #0]
    5700:	fa93 f322 	shadd16	r3, r3, r2
    5704:	fa93 f822 	shadd16	r8, r3, r2
    5708:	4b78      	ldr	r3, [pc, #480]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    570a:	ea09 0303 	and.w	r3, r9, r3
    570e:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
    5712:	f840 3b04 	str.w	r3, [r0], #4
    5716:	680b      	ldr	r3, [r1, #0]
    5718:	fa93 f322 	shadd16	r3, r3, r2
    571c:	fa93 f322 	shadd16	r3, r3, r2
    5720:	fad8 f313 	qsub16	r3, r8, r3
    5724:	faec f913 	qsax	r9, ip, r3
    5728:	faac fc13 	qasx	ip, ip, r3
    572c:	f85e 3024 	ldr.w	r3, [lr, r4, lsl #2]
    5730:	fb43 f80c 	smusd	r8, r3, ip
    5734:	fb23 fc1c 	smuadx	ip, r3, ip
    5738:	4b6c      	ldr	r3, [pc, #432]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    573a:	9e01      	ldr	r6, [sp, #4]
    573c:	ea0c 0303 	and.w	r3, ip, r3
    5740:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
    5744:	f846 3b04 	str.w	r3, [r6], #4
    5748:	9601      	str	r6, [sp, #4]
    574a:	462e      	mov	r6, r5
    574c:	f85e 3005 	ldr.w	r3, [lr, r5]
    5750:	fb43 fc09 	smusd	ip, r3, r9
    5754:	fb23 f919 	smuadx	r9, r3, r9
    5758:	4b64      	ldr	r3, [pc, #400]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    575a:	f1ba 0a01 	subs.w	sl, sl, #1
    575e:	9d02      	ldr	r5, [sp, #8]
    5760:	ea09 0303 	and.w	r3, r9, r3
    5764:	442c      	add	r4, r5
    5766:	9d04      	ldr	r5, [sp, #16]
    5768:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
    576c:	442e      	add	r6, r5
    576e:	f841 3b04 	str.w	r3, [r1], #4
    5772:	4635      	mov	r5, r6
    5774:	d19c      	bne.n	56b0 <arm_radix4_butterfly_inverse_q15+0x38>
    5776:	f8dd b008 	ldr.w	fp, [sp, #8]
    577a:	ea4f 038b 	mov.w	r3, fp, lsl #2
    577e:	9309      	str	r3, [sp, #36]	; 0x24
    5780:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5782:	2b04      	cmp	r3, #4
    5784:	f240 8086 	bls.w	5894 <arm_radix4_butterfly_inverse_q15+0x21c>
    5788:	f8cd a010 	str.w	sl, [sp, #16]
    578c:	930c      	str	r3, [sp, #48]	; 0x30
    578e:	9302      	str	r3, [sp, #8]
    5790:	9a02      	ldr	r2, [sp, #8]
    5792:	2100      	movs	r1, #0
    5794:	0893      	lsrs	r3, r2, #2
    5796:	9105      	str	r1, [sp, #20]
    5798:	0097      	lsls	r7, r2, #2
    579a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    579c:	930d      	str	r3, [sp, #52]	; 0x34
    579e:	9206      	str	r2, [sp, #24]
    57a0:	1e5a      	subs	r2, r3, #1
    57a2:	009b      	lsls	r3, r3, #2
    57a4:	9108      	str	r1, [sp, #32]
    57a6:	920a      	str	r2, [sp, #40]	; 0x28
    57a8:	930b      	str	r3, [sp, #44]	; 0x2c
    57aa:	9907      	ldr	r1, [sp, #28]
    57ac:	9a08      	ldr	r2, [sp, #32]
    57ae:	460d      	mov	r5, r1
    57b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    57b2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    57b6:	4611      	mov	r1, r2
    57b8:	f855 c022 	ldr.w	ip, [r5, r2, lsl #2]
    57bc:	9a07      	ldr	r2, [sp, #28]
    57be:	9e06      	ldr	r6, [sp, #24]
    57c0:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
    57c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    57c6:	1930      	adds	r0, r6, r4
    57c8:	f852 8031 	ldr.w	r8, [r2, r1, lsl #3]
    57cc:	18cb      	adds	r3, r1, r3
    57ce:	9a05      	ldr	r2, [sp, #20]
    57d0:	1825      	adds	r5, r4, r0
    57d2:	9308      	str	r3, [sp, #32]
    57d4:	9b03      	ldr	r3, [sp, #12]
    57d6:	442c      	add	r4, r5
    57d8:	4293      	cmp	r3, r2
    57da:	d946      	bls.n	586a <arm_radix4_butterfly_inverse_q15+0x1f2>
    57dc:	9b02      	ldr	r3, [sp, #8]
    57de:	9501      	str	r5, [sp, #4]
    57e0:	eb03 0e02 	add.w	lr, r3, r2
    57e4:	9a01      	ldr	r2, [sp, #4]
    57e6:	6833      	ldr	r3, [r6, #0]
    57e8:	6812      	ldr	r2, [r2, #0]
    57ea:	fa93 fa12 	qadd16	sl, r3, r2
    57ee:	fad3 f312 	qsub16	r3, r3, r2
    57f2:	6801      	ldr	r1, [r0, #0]
    57f4:	6822      	ldr	r2, [r4, #0]
    57f6:	fa91 f112 	qadd16	r1, r1, r2
    57fa:	fa9a f221 	shadd16	r2, sl, r1
    57fe:	9d04      	ldr	r5, [sp, #16]
    5800:	fa92 f225 	shadd16	r2, r2, r5
    5804:	6032      	str	r2, [r6, #0]
    5806:	443e      	add	r6, r7
    5808:	fada f121 	shsub16	r1, sl, r1
    580c:	fb48 fb01 	smusd	fp, r8, r1
    5810:	fb28 f211 	smuadx	r2, r8, r1
    5814:	4935      	ldr	r1, [pc, #212]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    5816:	f8d0 a000 	ldr.w	sl, [r0]
    581a:	4011      	ands	r1, r2
    581c:	ea41 411b 	orr.w	r1, r1, fp, lsr #16
    5820:	6001      	str	r1, [r0, #0]
    5822:	4438      	add	r0, r7
    5824:	6822      	ldr	r2, [r4, #0]
    5826:	fada f212 	qsub16	r2, sl, r2
    582a:	fae3 f122 	shsax	r1, r3, r2
    582e:	faa3 f322 	shasx	r3, r3, r2
    5832:	fb4c fb03 	smusd	fp, ip, r3
    5836:	fb2c f313 	smuadx	r3, ip, r3
    583a:	4a2c      	ldr	r2, [pc, #176]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    583c:	401a      	ands	r2, r3
    583e:	9b01      	ldr	r3, [sp, #4]
    5840:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
    5844:	601a      	str	r2, [r3, #0]
    5846:	443b      	add	r3, r7
    5848:	9301      	str	r3, [sp, #4]
    584a:	fb49 f201 	smusd	r2, r9, r1
    584e:	fb29 f111 	smuadx	r1, r9, r1
    5852:	4b26      	ldr	r3, [pc, #152]	; (58ec <arm_radix4_butterfly_inverse_q15+0x274>)
    5854:	46f2      	mov	sl, lr
    5856:	9d02      	ldr	r5, [sp, #8]
    5858:	400b      	ands	r3, r1
    585a:	44ae      	add	lr, r5
    585c:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
    5860:	6023      	str	r3, [r4, #0]
    5862:	443c      	add	r4, r7
    5864:	9b03      	ldr	r3, [sp, #12]
    5866:	4553      	cmp	r3, sl
    5868:	d8bc      	bhi.n	57e4 <arm_radix4_butterfly_inverse_q15+0x16c>
    586a:	9a06      	ldr	r2, [sp, #24]
    586c:	9b05      	ldr	r3, [sp, #20]
    586e:	3204      	adds	r2, #4
    5870:	3301      	adds	r3, #1
    5872:	9206      	str	r2, [sp, #24]
    5874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5876:	9305      	str	r3, [sp, #20]
    5878:	4293      	cmp	r3, r2
    587a:	d996      	bls.n	57aa <arm_radix4_butterfly_inverse_q15+0x132>
    587c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    587e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5880:	089b      	lsrs	r3, r3, #2
    5882:	9202      	str	r2, [sp, #8]
    5884:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5886:	2b04      	cmp	r3, #4
    5888:	930c      	str	r3, [sp, #48]	; 0x30
    588a:	ea4f 0282 	mov.w	r2, r2, lsl #2
    588e:	9209      	str	r2, [sp, #36]	; 0x24
    5890:	f63f af7e 	bhi.w	5790 <arm_radix4_butterfly_inverse_q15+0x118>
    5894:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5896:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5898:	3410      	adds	r4, #16
    589a:	f854 3c10 	ldr.w	r3, [r4, #-16]
    589e:	f854 7c08 	ldr.w	r7, [r4, #-8]
    58a2:	fa93 f117 	qadd16	r1, r3, r7
    58a6:	f854 2c0c 	ldr.w	r2, [r4, #-12]
    58aa:	f854 0c04 	ldr.w	r0, [r4, #-4]
    58ae:	fa92 f510 	qadd16	r5, r2, r0
    58b2:	fa91 f525 	shadd16	r5, r1, r5
    58b6:	f844 5c10 	str.w	r5, [r4, #-16]
    58ba:	fa92 f510 	qadd16	r5, r2, r0
    58be:	fad1 f125 	shsub16	r1, r1, r5
    58c2:	f844 1c0c 	str.w	r1, [r4, #-12]
    58c6:	fad3 f317 	qsub16	r3, r3, r7
    58ca:	fad2 f210 	qsub16	r2, r2, r0
    58ce:	faa3 f122 	shasx	r1, r3, r2
    58d2:	f844 1c08 	str.w	r1, [r4, #-8]
    58d6:	fae3 f322 	shsax	r3, r3, r2
    58da:	3e01      	subs	r6, #1
    58dc:	f844 3c04 	str.w	r3, [r4, #-4]
    58e0:	f104 0410 	add.w	r4, r4, #16
    58e4:	d1d9      	bne.n	589a <arm_radix4_butterfly_inverse_q15+0x222>
    58e6:	b011      	add	sp, #68	; 0x44
    58e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58ec:	ffff0000 	.word	0xffff0000

000058f0 <arm_cfft_radix4_q15>:
    58f0:	b570      	push	{r4, r5, r6, lr}
    58f2:	7883      	ldrb	r3, [r0, #2]
    58f4:	4604      	mov	r4, r0
    58f6:	460d      	mov	r5, r1
    58f8:	2b01      	cmp	r3, #1
    58fa:	6862      	ldr	r2, [r4, #4]
    58fc:	8983      	ldrh	r3, [r0, #12]
    58fe:	4608      	mov	r0, r1
    5900:	8821      	ldrh	r1, [r4, #0]
    5902:	d005      	beq.n	5910 <arm_cfft_radix4_q15+0x20>
    5904:	f7ff fd7c 	bl	5400 <arm_radix4_butterfly_q15>
    5908:	78e3      	ldrb	r3, [r4, #3]
    590a:	2b01      	cmp	r3, #1
    590c:	d005      	beq.n	591a <arm_cfft_radix4_q15+0x2a>
    590e:	bd70      	pop	{r4, r5, r6, pc}
    5910:	f7ff feb2 	bl	5678 <arm_radix4_butterfly_inverse_q15>
    5914:	78e3      	ldrb	r3, [r4, #3]
    5916:	2b01      	cmp	r3, #1
    5918:	d1f9      	bne.n	590e <arm_cfft_radix4_q15+0x1e>
    591a:	4628      	mov	r0, r5
    591c:	68a3      	ldr	r3, [r4, #8]
    591e:	89e2      	ldrh	r2, [r4, #14]
    5920:	8821      	ldrh	r1, [r4, #0]
    5922:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5926:	f000 b855 	b.w	59d4 <arm_bitreversal_q15>
    592a:	bf00      	nop

0000592c <arm_cfft_radix4_init_q15>:
    592c:	b410      	push	{r4}
    592e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    5932:	4604      	mov	r4, r0
    5934:	4821      	ldr	r0, [pc, #132]	; (59bc <arm_cfft_radix4_init_q15+0x90>)
    5936:	70a2      	strb	r2, [r4, #2]
    5938:	70e3      	strb	r3, [r4, #3]
    593a:	8021      	strh	r1, [r4, #0]
    593c:	6060      	str	r0, [r4, #4]
    593e:	d033      	beq.n	59a8 <arm_cfft_radix4_init_q15+0x7c>
    5940:	d80b      	bhi.n	595a <arm_cfft_radix4_init_q15+0x2e>
    5942:	2910      	cmp	r1, #16
    5944:	d026      	beq.n	5994 <arm_cfft_radix4_init_q15+0x68>
    5946:	2940      	cmp	r1, #64	; 0x40
    5948:	d116      	bne.n	5978 <arm_cfft_radix4_init_q15+0x4c>
    594a:	4b1d      	ldr	r3, [pc, #116]	; (59c0 <arm_cfft_radix4_init_q15+0x94>)
    594c:	2000      	movs	r0, #0
    594e:	81a1      	strh	r1, [r4, #12]
    5950:	81e1      	strh	r1, [r4, #14]
    5952:	60a3      	str	r3, [r4, #8]
    5954:	f85d 4b04 	ldr.w	r4, [sp], #4
    5958:	4770      	bx	lr
    595a:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    595e:	d010      	beq.n	5982 <arm_cfft_radix4_init_q15+0x56>
    5960:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    5964:	d108      	bne.n	5978 <arm_cfft_radix4_init_q15+0x4c>
    5966:	2301      	movs	r3, #1
    5968:	4a16      	ldr	r2, [pc, #88]	; (59c4 <arm_cfft_radix4_init_q15+0x98>)
    596a:	2000      	movs	r0, #0
    596c:	81a3      	strh	r3, [r4, #12]
    596e:	81e3      	strh	r3, [r4, #14]
    5970:	60a2      	str	r2, [r4, #8]
    5972:	f85d 4b04 	ldr.w	r4, [sp], #4
    5976:	4770      	bx	lr
    5978:	f04f 30ff 	mov.w	r0, #4294967295
    597c:	f85d 4b04 	ldr.w	r4, [sp], #4
    5980:	4770      	bx	lr
    5982:	2304      	movs	r3, #4
    5984:	4a10      	ldr	r2, [pc, #64]	; (59c8 <arm_cfft_radix4_init_q15+0x9c>)
    5986:	2000      	movs	r0, #0
    5988:	81a3      	strh	r3, [r4, #12]
    598a:	81e3      	strh	r3, [r4, #14]
    598c:	60a2      	str	r2, [r4, #8]
    598e:	f85d 4b04 	ldr.w	r4, [sp], #4
    5992:	4770      	bx	lr
    5994:	f44f 7380 	mov.w	r3, #256	; 0x100
    5998:	4a0c      	ldr	r2, [pc, #48]	; (59cc <arm_cfft_radix4_init_q15+0xa0>)
    599a:	2000      	movs	r0, #0
    599c:	81a3      	strh	r3, [r4, #12]
    599e:	81e3      	strh	r3, [r4, #14]
    59a0:	60a2      	str	r2, [r4, #8]
    59a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    59a6:	4770      	bx	lr
    59a8:	2310      	movs	r3, #16
    59aa:	4a09      	ldr	r2, [pc, #36]	; (59d0 <arm_cfft_radix4_init_q15+0xa4>)
    59ac:	2000      	movs	r0, #0
    59ae:	81a3      	strh	r3, [r4, #12]
    59b0:	81e3      	strh	r3, [r4, #14]
    59b2:	60a2      	str	r2, [r4, #8]
    59b4:	f85d 4b04 	ldr.w	r4, [sp], #4
    59b8:	4770      	bx	lr
    59ba:	bf00      	nop
    59bc:	20000d00 	.word	0x20000d00
    59c0:	20003d7e 	.word	0x20003d7e
    59c4:	20003d00 	.word	0x20003d00
    59c8:	20003d06 	.word	0x20003d06
    59cc:	20003efe 	.word	0x20003efe
    59d0:	20003d1e 	.word	0x20003d1e

000059d4 <arm_bitreversal_q15>:
    59d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    59d8:	0849      	lsrs	r1, r1, #1
    59da:	2600      	movs	r6, #0
    59dc:	ea4f 0a42 	mov.w	sl, r2, lsl #1
    59e0:	4605      	mov	r5, r0
    59e2:	f101 0c01 	add.w	ip, r1, #1
    59e6:	f1a1 0e02 	sub.w	lr, r1, #2
    59ea:	eb00 0781 	add.w	r7, r0, r1, lsl #2
    59ee:	4634      	mov	r4, r6
    59f0:	e011      	b.n	5a16 <arm_bitreversal_q15+0x42>
    59f2:	42b4      	cmp	r4, r6
    59f4:	d90d      	bls.n	5a12 <arm_bitreversal_q15+0x3e>
    59f6:	f8d5 9008 	ldr.w	r9, [r5, #8]
    59fa:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
    59fe:	60aa      	str	r2, [r5, #8]
    5a00:	f840 9024 	str.w	r9, [r0, r4, lsl #2]
    5a04:	f8d7 900c 	ldr.w	r9, [r7, #12]
    5a08:	f850 2028 	ldr.w	r2, [r0, r8, lsl #2]
    5a0c:	60fa      	str	r2, [r7, #12]
    5a0e:	f840 9028 	str.w	r9, [r0, r8, lsl #2]
    5a12:	3508      	adds	r5, #8
    5a14:	3708      	adds	r7, #8
    5a16:	440c      	add	r4, r1
    5a18:	f8d5 8004 	ldr.w	r8, [r5, #4]
    5a1c:	3602      	adds	r6, #2
    5a1e:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
    5a22:	4576      	cmp	r6, lr
    5a24:	606a      	str	r2, [r5, #4]
    5a26:	f840 8024 	str.w	r8, [r0, r4, lsl #2]
    5a2a:	881c      	ldrh	r4, [r3, #0]
    5a2c:	4453      	add	r3, sl
    5a2e:	eb0c 0804 	add.w	r8, ip, r4
    5a32:	d9de      	bls.n	59f2 <arm_bitreversal_q15+0x1e>
    5a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00005a38 <__aeabi_atexit>:
    5a38:	460b      	mov	r3, r1
    5a3a:	4601      	mov	r1, r0
    5a3c:	4618      	mov	r0, r3
    5a3e:	f000 b801 	b.w	5a44 <__cxa_atexit>
    5a42:	bf00      	nop

00005a44 <__cxa_atexit>:
    5a44:	4613      	mov	r3, r2
    5a46:	460a      	mov	r2, r1
    5a48:	4601      	mov	r1, r0
    5a4a:	2002      	movs	r0, #2
    5a4c:	f000 bb52 	b.w	60f4 <__register_exitproc>

00005a50 <__errno>:
    5a50:	4b01      	ldr	r3, [pc, #4]	; (5a58 <__errno+0x8>)
    5a52:	6818      	ldr	r0, [r3, #0]
    5a54:	4770      	bx	lr
    5a56:	bf00      	nop
    5a58:	20004a40 	.word	0x20004a40

00005a5c <__libc_init_array>:
    5a5c:	b570      	push	{r4, r5, r6, lr}
    5a5e:	4e0f      	ldr	r6, [pc, #60]	; (5a9c <__libc_init_array+0x40>)
    5a60:	4d0f      	ldr	r5, [pc, #60]	; (5aa0 <__libc_init_array+0x44>)
    5a62:	1b76      	subs	r6, r6, r5
    5a64:	10b6      	asrs	r6, r6, #2
    5a66:	bf18      	it	ne
    5a68:	2400      	movne	r4, #0
    5a6a:	d005      	beq.n	5a78 <__libc_init_array+0x1c>
    5a6c:	3401      	adds	r4, #1
    5a6e:	f855 3b04 	ldr.w	r3, [r5], #4
    5a72:	4798      	blx	r3
    5a74:	42a6      	cmp	r6, r4
    5a76:	d1f9      	bne.n	5a6c <__libc_init_array+0x10>
    5a78:	4e0a      	ldr	r6, [pc, #40]	; (5aa4 <__libc_init_array+0x48>)
    5a7a:	4d0b      	ldr	r5, [pc, #44]	; (5aa8 <__libc_init_array+0x4c>)
    5a7c:	1b76      	subs	r6, r6, r5
    5a7e:	f000 fcc7 	bl	6410 <___init_veneer>
    5a82:	10b6      	asrs	r6, r6, #2
    5a84:	bf18      	it	ne
    5a86:	2400      	movne	r4, #0
    5a88:	d006      	beq.n	5a98 <__libc_init_array+0x3c>
    5a8a:	3401      	adds	r4, #1
    5a8c:	f855 3b04 	ldr.w	r3, [r5], #4
    5a90:	4798      	blx	r3
    5a92:	42a6      	cmp	r6, r4
    5a94:	d1f9      	bne.n	5a8a <__libc_init_array+0x2e>
    5a96:	bd70      	pop	{r4, r5, r6, pc}
    5a98:	bd70      	pop	{r4, r5, r6, pc}
    5a9a:	bf00      	nop
    5a9c:	60001b50 	.word	0x60001b50
    5aa0:	60001b50 	.word	0x60001b50
    5aa4:	60001bc4 	.word	0x60001bc4
    5aa8:	60001b50 	.word	0x60001b50

00005aac <malloc>:
    5aac:	4b02      	ldr	r3, [pc, #8]	; (5ab8 <malloc+0xc>)
    5aae:	4601      	mov	r1, r0
    5ab0:	6818      	ldr	r0, [r3, #0]
    5ab2:	f000 b803 	b.w	5abc <_malloc_r>
    5ab6:	bf00      	nop
    5ab8:	20004a40 	.word	0x20004a40

00005abc <_malloc_r>:
    5abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5ac0:	f101 050b 	add.w	r5, r1, #11
    5ac4:	2d16      	cmp	r5, #22
    5ac6:	b083      	sub	sp, #12
    5ac8:	4606      	mov	r6, r0
    5aca:	f240 809f 	bls.w	5c0c <_malloc_r+0x150>
    5ace:	f035 0507 	bics.w	r5, r5, #7
    5ad2:	f100 80bf 	bmi.w	5c54 <_malloc_r+0x198>
    5ad6:	42a9      	cmp	r1, r5
    5ad8:	f200 80bc 	bhi.w	5c54 <_malloc_r+0x198>
    5adc:	f000 faf4 	bl	60c8 <__malloc_lock>
    5ae0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    5ae4:	f0c0 829c 	bcc.w	6020 <_malloc_r+0x564>
    5ae8:	0a6b      	lsrs	r3, r5, #9
    5aea:	f000 80ba 	beq.w	5c62 <_malloc_r+0x1a6>
    5aee:	2b04      	cmp	r3, #4
    5af0:	f200 8183 	bhi.w	5dfa <_malloc_r+0x33e>
    5af4:	09a8      	lsrs	r0, r5, #6
    5af6:	f100 0e39 	add.w	lr, r0, #57	; 0x39
    5afa:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5afe:	3038      	adds	r0, #56	; 0x38
    5b00:	4fc4      	ldr	r7, [pc, #784]	; (5e14 <_malloc_r+0x358>)
    5b02:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    5b06:	f1a3 0108 	sub.w	r1, r3, #8
    5b0a:	685c      	ldr	r4, [r3, #4]
    5b0c:	42a1      	cmp	r1, r4
    5b0e:	d107      	bne.n	5b20 <_malloc_r+0x64>
    5b10:	e0ac      	b.n	5c6c <_malloc_r+0x1b0>
    5b12:	2a00      	cmp	r2, #0
    5b14:	f280 80ac 	bge.w	5c70 <_malloc_r+0x1b4>
    5b18:	68e4      	ldr	r4, [r4, #12]
    5b1a:	42a1      	cmp	r1, r4
    5b1c:	f000 80a6 	beq.w	5c6c <_malloc_r+0x1b0>
    5b20:	6863      	ldr	r3, [r4, #4]
    5b22:	f023 0303 	bic.w	r3, r3, #3
    5b26:	1b5a      	subs	r2, r3, r5
    5b28:	2a0f      	cmp	r2, #15
    5b2a:	ddf2      	ble.n	5b12 <_malloc_r+0x56>
    5b2c:	49b9      	ldr	r1, [pc, #740]	; (5e14 <_malloc_r+0x358>)
    5b2e:	693c      	ldr	r4, [r7, #16]
    5b30:	f101 0e08 	add.w	lr, r1, #8
    5b34:	4574      	cmp	r4, lr
    5b36:	f000 81b3 	beq.w	5ea0 <_malloc_r+0x3e4>
    5b3a:	6863      	ldr	r3, [r4, #4]
    5b3c:	f023 0303 	bic.w	r3, r3, #3
    5b40:	1b5a      	subs	r2, r3, r5
    5b42:	2a0f      	cmp	r2, #15
    5b44:	f300 8199 	bgt.w	5e7a <_malloc_r+0x3be>
    5b48:	2a00      	cmp	r2, #0
    5b4a:	f8c1 e014 	str.w	lr, [r1, #20]
    5b4e:	f8c1 e010 	str.w	lr, [r1, #16]
    5b52:	f280 809e 	bge.w	5c92 <_malloc_r+0x1d6>
    5b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5b5a:	f080 8167 	bcs.w	5e2c <_malloc_r+0x370>
    5b5e:	08db      	lsrs	r3, r3, #3
    5b60:	f103 0c01 	add.w	ip, r3, #1
    5b64:	2201      	movs	r2, #1
    5b66:	109b      	asrs	r3, r3, #2
    5b68:	fa02 f303 	lsl.w	r3, r2, r3
    5b6c:	684a      	ldr	r2, [r1, #4]
    5b6e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
    5b72:	f8c4 8008 	str.w	r8, [r4, #8]
    5b76:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
    5b7a:	431a      	orrs	r2, r3
    5b7c:	f1a9 0308 	sub.w	r3, r9, #8
    5b80:	60e3      	str	r3, [r4, #12]
    5b82:	604a      	str	r2, [r1, #4]
    5b84:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
    5b88:	f8c8 400c 	str.w	r4, [r8, #12]
    5b8c:	1083      	asrs	r3, r0, #2
    5b8e:	2401      	movs	r4, #1
    5b90:	409c      	lsls	r4, r3
    5b92:	4294      	cmp	r4, r2
    5b94:	f200 808a 	bhi.w	5cac <_malloc_r+0x1f0>
    5b98:	4214      	tst	r4, r2
    5b9a:	d106      	bne.n	5baa <_malloc_r+0xee>
    5b9c:	f020 0003 	bic.w	r0, r0, #3
    5ba0:	0064      	lsls	r4, r4, #1
    5ba2:	4214      	tst	r4, r2
    5ba4:	f100 0004 	add.w	r0, r0, #4
    5ba8:	d0fa      	beq.n	5ba0 <_malloc_r+0xe4>
    5baa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    5bae:	46cc      	mov	ip, r9
    5bb0:	4680      	mov	r8, r0
    5bb2:	f8dc 100c 	ldr.w	r1, [ip, #12]
    5bb6:	458c      	cmp	ip, r1
    5bb8:	d107      	bne.n	5bca <_malloc_r+0x10e>
    5bba:	e173      	b.n	5ea4 <_malloc_r+0x3e8>
    5bbc:	2a00      	cmp	r2, #0
    5bbe:	f280 8181 	bge.w	5ec4 <_malloc_r+0x408>
    5bc2:	68c9      	ldr	r1, [r1, #12]
    5bc4:	458c      	cmp	ip, r1
    5bc6:	f000 816d 	beq.w	5ea4 <_malloc_r+0x3e8>
    5bca:	684b      	ldr	r3, [r1, #4]
    5bcc:	f023 0303 	bic.w	r3, r3, #3
    5bd0:	1b5a      	subs	r2, r3, r5
    5bd2:	2a0f      	cmp	r2, #15
    5bd4:	ddf2      	ble.n	5bbc <_malloc_r+0x100>
    5bd6:	460c      	mov	r4, r1
    5bd8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    5bdc:	f854 8f08 	ldr.w	r8, [r4, #8]!
    5be0:	194b      	adds	r3, r1, r5
    5be2:	f045 0501 	orr.w	r5, r5, #1
    5be6:	604d      	str	r5, [r1, #4]
    5be8:	f042 0101 	orr.w	r1, r2, #1
    5bec:	f8c8 c00c 	str.w	ip, [r8, #12]
    5bf0:	4630      	mov	r0, r6
    5bf2:	f8cc 8008 	str.w	r8, [ip, #8]
    5bf6:	617b      	str	r3, [r7, #20]
    5bf8:	613b      	str	r3, [r7, #16]
    5bfa:	f8c3 e00c 	str.w	lr, [r3, #12]
    5bfe:	f8c3 e008 	str.w	lr, [r3, #8]
    5c02:	6059      	str	r1, [r3, #4]
    5c04:	509a      	str	r2, [r3, r2]
    5c06:	f000 fa61 	bl	60cc <__malloc_unlock>
    5c0a:	e01f      	b.n	5c4c <_malloc_r+0x190>
    5c0c:	2910      	cmp	r1, #16
    5c0e:	d821      	bhi.n	5c54 <_malloc_r+0x198>
    5c10:	f000 fa5a 	bl	60c8 <__malloc_lock>
    5c14:	2510      	movs	r5, #16
    5c16:	2306      	movs	r3, #6
    5c18:	2002      	movs	r0, #2
    5c1a:	4f7e      	ldr	r7, [pc, #504]	; (5e14 <_malloc_r+0x358>)
    5c1c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    5c20:	f1a3 0208 	sub.w	r2, r3, #8
    5c24:	685c      	ldr	r4, [r3, #4]
    5c26:	4294      	cmp	r4, r2
    5c28:	f000 8145 	beq.w	5eb6 <_malloc_r+0x3fa>
    5c2c:	6863      	ldr	r3, [r4, #4]
    5c2e:	68e1      	ldr	r1, [r4, #12]
    5c30:	68a5      	ldr	r5, [r4, #8]
    5c32:	f023 0303 	bic.w	r3, r3, #3
    5c36:	4423      	add	r3, r4
    5c38:	4630      	mov	r0, r6
    5c3a:	685a      	ldr	r2, [r3, #4]
    5c3c:	60e9      	str	r1, [r5, #12]
    5c3e:	f042 0201 	orr.w	r2, r2, #1
    5c42:	608d      	str	r5, [r1, #8]
    5c44:	605a      	str	r2, [r3, #4]
    5c46:	f000 fa41 	bl	60cc <__malloc_unlock>
    5c4a:	3408      	adds	r4, #8
    5c4c:	4620      	mov	r0, r4
    5c4e:	b003      	add	sp, #12
    5c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5c54:	2400      	movs	r4, #0
    5c56:	230c      	movs	r3, #12
    5c58:	4620      	mov	r0, r4
    5c5a:	6033      	str	r3, [r6, #0]
    5c5c:	b003      	add	sp, #12
    5c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5c62:	2380      	movs	r3, #128	; 0x80
    5c64:	f04f 0e40 	mov.w	lr, #64	; 0x40
    5c68:	203f      	movs	r0, #63	; 0x3f
    5c6a:	e749      	b.n	5b00 <_malloc_r+0x44>
    5c6c:	4670      	mov	r0, lr
    5c6e:	e75d      	b.n	5b2c <_malloc_r+0x70>
    5c70:	4423      	add	r3, r4
    5c72:	68e1      	ldr	r1, [r4, #12]
    5c74:	685a      	ldr	r2, [r3, #4]
    5c76:	68a5      	ldr	r5, [r4, #8]
    5c78:	f042 0201 	orr.w	r2, r2, #1
    5c7c:	60e9      	str	r1, [r5, #12]
    5c7e:	4630      	mov	r0, r6
    5c80:	608d      	str	r5, [r1, #8]
    5c82:	605a      	str	r2, [r3, #4]
    5c84:	f000 fa22 	bl	60cc <__malloc_unlock>
    5c88:	3408      	adds	r4, #8
    5c8a:	4620      	mov	r0, r4
    5c8c:	b003      	add	sp, #12
    5c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5c92:	4423      	add	r3, r4
    5c94:	4630      	mov	r0, r6
    5c96:	685a      	ldr	r2, [r3, #4]
    5c98:	f042 0201 	orr.w	r2, r2, #1
    5c9c:	605a      	str	r2, [r3, #4]
    5c9e:	f000 fa15 	bl	60cc <__malloc_unlock>
    5ca2:	3408      	adds	r4, #8
    5ca4:	4620      	mov	r0, r4
    5ca6:	b003      	add	sp, #12
    5ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5cac:	68bc      	ldr	r4, [r7, #8]
    5cae:	6863      	ldr	r3, [r4, #4]
    5cb0:	f023 0803 	bic.w	r8, r3, #3
    5cb4:	45a8      	cmp	r8, r5
    5cb6:	d304      	bcc.n	5cc2 <_malloc_r+0x206>
    5cb8:	ebc5 0308 	rsb	r3, r5, r8
    5cbc:	2b0f      	cmp	r3, #15
    5cbe:	f300 808c 	bgt.w	5dda <_malloc_r+0x31e>
    5cc2:	4b55      	ldr	r3, [pc, #340]	; (5e18 <_malloc_r+0x35c>)
    5cc4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 5e28 <_malloc_r+0x36c>
    5cc8:	681a      	ldr	r2, [r3, #0]
    5cca:	f8d9 3000 	ldr.w	r3, [r9]
    5cce:	3301      	adds	r3, #1
    5cd0:	442a      	add	r2, r5
    5cd2:	eb04 0a08 	add.w	sl, r4, r8
    5cd6:	f000 8160 	beq.w	5f9a <_malloc_r+0x4de>
    5cda:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    5cde:	320f      	adds	r2, #15
    5ce0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
    5ce4:	f022 020f 	bic.w	r2, r2, #15
    5ce8:	4611      	mov	r1, r2
    5cea:	4630      	mov	r0, r6
    5cec:	9201      	str	r2, [sp, #4]
    5cee:	f000 f9ef 	bl	60d0 <_sbrk_r>
    5cf2:	f1b0 3fff 	cmp.w	r0, #4294967295
    5cf6:	4683      	mov	fp, r0
    5cf8:	9a01      	ldr	r2, [sp, #4]
    5cfa:	f000 8158 	beq.w	5fae <_malloc_r+0x4f2>
    5cfe:	4582      	cmp	sl, r0
    5d00:	f200 80fc 	bhi.w	5efc <_malloc_r+0x440>
    5d04:	4b45      	ldr	r3, [pc, #276]	; (5e1c <_malloc_r+0x360>)
    5d06:	6819      	ldr	r1, [r3, #0]
    5d08:	45da      	cmp	sl, fp
    5d0a:	4411      	add	r1, r2
    5d0c:	6019      	str	r1, [r3, #0]
    5d0e:	f000 8153 	beq.w	5fb8 <_malloc_r+0x4fc>
    5d12:	f8d9 0000 	ldr.w	r0, [r9]
    5d16:	f8df e110 	ldr.w	lr, [pc, #272]	; 5e28 <_malloc_r+0x36c>
    5d1a:	3001      	adds	r0, #1
    5d1c:	bf1b      	ittet	ne
    5d1e:	ebca 0a0b 	rsbne	sl, sl, fp
    5d22:	4451      	addne	r1, sl
    5d24:	f8ce b000 	streq.w	fp, [lr]
    5d28:	6019      	strne	r1, [r3, #0]
    5d2a:	f01b 0107 	ands.w	r1, fp, #7
    5d2e:	f000 8117 	beq.w	5f60 <_malloc_r+0x4a4>
    5d32:	f1c1 0008 	rsb	r0, r1, #8
    5d36:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    5d3a:	4483      	add	fp, r0
    5d3c:	3108      	adds	r1, #8
    5d3e:	445a      	add	r2, fp
    5d40:	f3c2 020b 	ubfx	r2, r2, #0, #12
    5d44:	ebc2 0901 	rsb	r9, r2, r1
    5d48:	4649      	mov	r1, r9
    5d4a:	4630      	mov	r0, r6
    5d4c:	9301      	str	r3, [sp, #4]
    5d4e:	f000 f9bf 	bl	60d0 <_sbrk_r>
    5d52:	1c43      	adds	r3, r0, #1
    5d54:	9b01      	ldr	r3, [sp, #4]
    5d56:	f000 813f 	beq.w	5fd8 <_malloc_r+0x51c>
    5d5a:	ebcb 0200 	rsb	r2, fp, r0
    5d5e:	444a      	add	r2, r9
    5d60:	f042 0201 	orr.w	r2, r2, #1
    5d64:	6819      	ldr	r1, [r3, #0]
    5d66:	f8c7 b008 	str.w	fp, [r7, #8]
    5d6a:	4449      	add	r1, r9
    5d6c:	42bc      	cmp	r4, r7
    5d6e:	f8cb 2004 	str.w	r2, [fp, #4]
    5d72:	6019      	str	r1, [r3, #0]
    5d74:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 5e1c <_malloc_r+0x360>
    5d78:	d016      	beq.n	5da8 <_malloc_r+0x2ec>
    5d7a:	f1b8 0f0f 	cmp.w	r8, #15
    5d7e:	f240 80fd 	bls.w	5f7c <_malloc_r+0x4c0>
    5d82:	6862      	ldr	r2, [r4, #4]
    5d84:	f1a8 030c 	sub.w	r3, r8, #12
    5d88:	f023 0307 	bic.w	r3, r3, #7
    5d8c:	18e0      	adds	r0, r4, r3
    5d8e:	f002 0201 	and.w	r2, r2, #1
    5d92:	f04f 0e05 	mov.w	lr, #5
    5d96:	431a      	orrs	r2, r3
    5d98:	2b0f      	cmp	r3, #15
    5d9a:	6062      	str	r2, [r4, #4]
    5d9c:	f8c0 e004 	str.w	lr, [r0, #4]
    5da0:	f8c0 e008 	str.w	lr, [r0, #8]
    5da4:	f200 811c 	bhi.w	5fe0 <_malloc_r+0x524>
    5da8:	4b1d      	ldr	r3, [pc, #116]	; (5e20 <_malloc_r+0x364>)
    5daa:	68bc      	ldr	r4, [r7, #8]
    5dac:	681a      	ldr	r2, [r3, #0]
    5dae:	4291      	cmp	r1, r2
    5db0:	bf88      	it	hi
    5db2:	6019      	strhi	r1, [r3, #0]
    5db4:	4b1b      	ldr	r3, [pc, #108]	; (5e24 <_malloc_r+0x368>)
    5db6:	681a      	ldr	r2, [r3, #0]
    5db8:	4291      	cmp	r1, r2
    5dba:	6862      	ldr	r2, [r4, #4]
    5dbc:	bf88      	it	hi
    5dbe:	6019      	strhi	r1, [r3, #0]
    5dc0:	f022 0203 	bic.w	r2, r2, #3
    5dc4:	4295      	cmp	r5, r2
    5dc6:	eba2 0305 	sub.w	r3, r2, r5
    5dca:	d801      	bhi.n	5dd0 <_malloc_r+0x314>
    5dcc:	2b0f      	cmp	r3, #15
    5dce:	dc04      	bgt.n	5dda <_malloc_r+0x31e>
    5dd0:	4630      	mov	r0, r6
    5dd2:	f000 f97b 	bl	60cc <__malloc_unlock>
    5dd6:	2400      	movs	r4, #0
    5dd8:	e738      	b.n	5c4c <_malloc_r+0x190>
    5dda:	1962      	adds	r2, r4, r5
    5ddc:	f043 0301 	orr.w	r3, r3, #1
    5de0:	f045 0501 	orr.w	r5, r5, #1
    5de4:	6065      	str	r5, [r4, #4]
    5de6:	4630      	mov	r0, r6
    5de8:	60ba      	str	r2, [r7, #8]
    5dea:	6053      	str	r3, [r2, #4]
    5dec:	f000 f96e 	bl	60cc <__malloc_unlock>
    5df0:	3408      	adds	r4, #8
    5df2:	4620      	mov	r0, r4
    5df4:	b003      	add	sp, #12
    5df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5dfa:	2b14      	cmp	r3, #20
    5dfc:	d971      	bls.n	5ee2 <_malloc_r+0x426>
    5dfe:	2b54      	cmp	r3, #84	; 0x54
    5e00:	f200 80a4 	bhi.w	5f4c <_malloc_r+0x490>
    5e04:	0b28      	lsrs	r0, r5, #12
    5e06:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
    5e0a:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5e0e:	306e      	adds	r0, #110	; 0x6e
    5e10:	e676      	b.n	5b00 <_malloc_r+0x44>
    5e12:	bf00      	nop
    5e14:	20004a44 	.word	0x20004a44
    5e18:	20006e50 	.word	0x20006e50
    5e1c:	20006e54 	.word	0x20006e54
    5e20:	20006e4c 	.word	0x20006e4c
    5e24:	20006e48 	.word	0x20006e48
    5e28:	20004e50 	.word	0x20004e50
    5e2c:	0a5a      	lsrs	r2, r3, #9
    5e2e:	2a04      	cmp	r2, #4
    5e30:	d95e      	bls.n	5ef0 <_malloc_r+0x434>
    5e32:	2a14      	cmp	r2, #20
    5e34:	f200 80b3 	bhi.w	5f9e <_malloc_r+0x4e2>
    5e38:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    5e3c:	0049      	lsls	r1, r1, #1
    5e3e:	325b      	adds	r2, #91	; 0x5b
    5e40:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
    5e44:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
    5e48:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 6028 <_malloc_r+0x56c>
    5e4c:	f1ac 0c08 	sub.w	ip, ip, #8
    5e50:	458c      	cmp	ip, r1
    5e52:	f000 8088 	beq.w	5f66 <_malloc_r+0x4aa>
    5e56:	684a      	ldr	r2, [r1, #4]
    5e58:	f022 0203 	bic.w	r2, r2, #3
    5e5c:	4293      	cmp	r3, r2
    5e5e:	d202      	bcs.n	5e66 <_malloc_r+0x3aa>
    5e60:	6889      	ldr	r1, [r1, #8]
    5e62:	458c      	cmp	ip, r1
    5e64:	d1f7      	bne.n	5e56 <_malloc_r+0x39a>
    5e66:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    5e6a:	687a      	ldr	r2, [r7, #4]
    5e6c:	f8c4 c00c 	str.w	ip, [r4, #12]
    5e70:	60a1      	str	r1, [r4, #8]
    5e72:	f8cc 4008 	str.w	r4, [ip, #8]
    5e76:	60cc      	str	r4, [r1, #12]
    5e78:	e688      	b.n	5b8c <_malloc_r+0xd0>
    5e7a:	1963      	adds	r3, r4, r5
    5e7c:	f042 0701 	orr.w	r7, r2, #1
    5e80:	f045 0501 	orr.w	r5, r5, #1
    5e84:	6065      	str	r5, [r4, #4]
    5e86:	4630      	mov	r0, r6
    5e88:	614b      	str	r3, [r1, #20]
    5e8a:	610b      	str	r3, [r1, #16]
    5e8c:	f8c3 e00c 	str.w	lr, [r3, #12]
    5e90:	f8c3 e008 	str.w	lr, [r3, #8]
    5e94:	605f      	str	r7, [r3, #4]
    5e96:	509a      	str	r2, [r3, r2]
    5e98:	3408      	adds	r4, #8
    5e9a:	f000 f917 	bl	60cc <__malloc_unlock>
    5e9e:	e6d5      	b.n	5c4c <_malloc_r+0x190>
    5ea0:	684a      	ldr	r2, [r1, #4]
    5ea2:	e673      	b.n	5b8c <_malloc_r+0xd0>
    5ea4:	f108 0801 	add.w	r8, r8, #1
    5ea8:	f018 0f03 	tst.w	r8, #3
    5eac:	f10c 0c08 	add.w	ip, ip, #8
    5eb0:	f47f ae7f 	bne.w	5bb2 <_malloc_r+0xf6>
    5eb4:	e030      	b.n	5f18 <_malloc_r+0x45c>
    5eb6:	68dc      	ldr	r4, [r3, #12]
    5eb8:	42a3      	cmp	r3, r4
    5eba:	bf08      	it	eq
    5ebc:	3002      	addeq	r0, #2
    5ebe:	f43f ae35 	beq.w	5b2c <_malloc_r+0x70>
    5ec2:	e6b3      	b.n	5c2c <_malloc_r+0x170>
    5ec4:	440b      	add	r3, r1
    5ec6:	460c      	mov	r4, r1
    5ec8:	685a      	ldr	r2, [r3, #4]
    5eca:	68c9      	ldr	r1, [r1, #12]
    5ecc:	f854 5f08 	ldr.w	r5, [r4, #8]!
    5ed0:	f042 0201 	orr.w	r2, r2, #1
    5ed4:	605a      	str	r2, [r3, #4]
    5ed6:	4630      	mov	r0, r6
    5ed8:	60e9      	str	r1, [r5, #12]
    5eda:	608d      	str	r5, [r1, #8]
    5edc:	f000 f8f6 	bl	60cc <__malloc_unlock>
    5ee0:	e6b4      	b.n	5c4c <_malloc_r+0x190>
    5ee2:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
    5ee6:	f103 005b 	add.w	r0, r3, #91	; 0x5b
    5eea:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5eee:	e607      	b.n	5b00 <_malloc_r+0x44>
    5ef0:	099a      	lsrs	r2, r3, #6
    5ef2:	f102 0139 	add.w	r1, r2, #57	; 0x39
    5ef6:	0049      	lsls	r1, r1, #1
    5ef8:	3238      	adds	r2, #56	; 0x38
    5efa:	e7a1      	b.n	5e40 <_malloc_r+0x384>
    5efc:	42bc      	cmp	r4, r7
    5efe:	4b4a      	ldr	r3, [pc, #296]	; (6028 <_malloc_r+0x56c>)
    5f00:	f43f af00 	beq.w	5d04 <_malloc_r+0x248>
    5f04:	689c      	ldr	r4, [r3, #8]
    5f06:	6862      	ldr	r2, [r4, #4]
    5f08:	f022 0203 	bic.w	r2, r2, #3
    5f0c:	e75a      	b.n	5dc4 <_malloc_r+0x308>
    5f0e:	f859 3908 	ldr.w	r3, [r9], #-8
    5f12:	4599      	cmp	r9, r3
    5f14:	f040 8082 	bne.w	601c <_malloc_r+0x560>
    5f18:	f010 0f03 	tst.w	r0, #3
    5f1c:	f100 30ff 	add.w	r0, r0, #4294967295
    5f20:	d1f5      	bne.n	5f0e <_malloc_r+0x452>
    5f22:	687b      	ldr	r3, [r7, #4]
    5f24:	ea23 0304 	bic.w	r3, r3, r4
    5f28:	607b      	str	r3, [r7, #4]
    5f2a:	0064      	lsls	r4, r4, #1
    5f2c:	429c      	cmp	r4, r3
    5f2e:	f63f aebd 	bhi.w	5cac <_malloc_r+0x1f0>
    5f32:	2c00      	cmp	r4, #0
    5f34:	f43f aeba 	beq.w	5cac <_malloc_r+0x1f0>
    5f38:	421c      	tst	r4, r3
    5f3a:	4640      	mov	r0, r8
    5f3c:	f47f ae35 	bne.w	5baa <_malloc_r+0xee>
    5f40:	0064      	lsls	r4, r4, #1
    5f42:	421c      	tst	r4, r3
    5f44:	f100 0004 	add.w	r0, r0, #4
    5f48:	d0fa      	beq.n	5f40 <_malloc_r+0x484>
    5f4a:	e62e      	b.n	5baa <_malloc_r+0xee>
    5f4c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    5f50:	d818      	bhi.n	5f84 <_malloc_r+0x4c8>
    5f52:	0be8      	lsrs	r0, r5, #15
    5f54:	f100 0e78 	add.w	lr, r0, #120	; 0x78
    5f58:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5f5c:	3077      	adds	r0, #119	; 0x77
    5f5e:	e5cf      	b.n	5b00 <_malloc_r+0x44>
    5f60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    5f64:	e6eb      	b.n	5d3e <_malloc_r+0x282>
    5f66:	2101      	movs	r1, #1
    5f68:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5f6c:	1092      	asrs	r2, r2, #2
    5f6e:	fa01 f202 	lsl.w	r2, r1, r2
    5f72:	431a      	orrs	r2, r3
    5f74:	f8c8 2004 	str.w	r2, [r8, #4]
    5f78:	4661      	mov	r1, ip
    5f7a:	e777      	b.n	5e6c <_malloc_r+0x3b0>
    5f7c:	2301      	movs	r3, #1
    5f7e:	f8cb 3004 	str.w	r3, [fp, #4]
    5f82:	e725      	b.n	5dd0 <_malloc_r+0x314>
    5f84:	f240 5254 	movw	r2, #1364	; 0x554
    5f88:	4293      	cmp	r3, r2
    5f8a:	d820      	bhi.n	5fce <_malloc_r+0x512>
    5f8c:	0ca8      	lsrs	r0, r5, #18
    5f8e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
    5f92:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5f96:	307c      	adds	r0, #124	; 0x7c
    5f98:	e5b2      	b.n	5b00 <_malloc_r+0x44>
    5f9a:	3210      	adds	r2, #16
    5f9c:	e6a4      	b.n	5ce8 <_malloc_r+0x22c>
    5f9e:	2a54      	cmp	r2, #84	; 0x54
    5fa0:	d826      	bhi.n	5ff0 <_malloc_r+0x534>
    5fa2:	0b1a      	lsrs	r2, r3, #12
    5fa4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    5fa8:	0049      	lsls	r1, r1, #1
    5faa:	326e      	adds	r2, #110	; 0x6e
    5fac:	e748      	b.n	5e40 <_malloc_r+0x384>
    5fae:	68bc      	ldr	r4, [r7, #8]
    5fb0:	6862      	ldr	r2, [r4, #4]
    5fb2:	f022 0203 	bic.w	r2, r2, #3
    5fb6:	e705      	b.n	5dc4 <_malloc_r+0x308>
    5fb8:	f3ca 000b 	ubfx	r0, sl, #0, #12
    5fbc:	2800      	cmp	r0, #0
    5fbe:	f47f aea8 	bne.w	5d12 <_malloc_r+0x256>
    5fc2:	4442      	add	r2, r8
    5fc4:	68bb      	ldr	r3, [r7, #8]
    5fc6:	f042 0201 	orr.w	r2, r2, #1
    5fca:	605a      	str	r2, [r3, #4]
    5fcc:	e6ec      	b.n	5da8 <_malloc_r+0x2ec>
    5fce:	23fe      	movs	r3, #254	; 0xfe
    5fd0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    5fd4:	207e      	movs	r0, #126	; 0x7e
    5fd6:	e593      	b.n	5b00 <_malloc_r+0x44>
    5fd8:	2201      	movs	r2, #1
    5fda:	f04f 0900 	mov.w	r9, #0
    5fde:	e6c1      	b.n	5d64 <_malloc_r+0x2a8>
    5fe0:	f104 0108 	add.w	r1, r4, #8
    5fe4:	4630      	mov	r0, r6
    5fe6:	f000 f925 	bl	6234 <_free_r>
    5fea:	f8d9 1000 	ldr.w	r1, [r9]
    5fee:	e6db      	b.n	5da8 <_malloc_r+0x2ec>
    5ff0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5ff4:	d805      	bhi.n	6002 <_malloc_r+0x546>
    5ff6:	0bda      	lsrs	r2, r3, #15
    5ff8:	f102 0178 	add.w	r1, r2, #120	; 0x78
    5ffc:	0049      	lsls	r1, r1, #1
    5ffe:	3277      	adds	r2, #119	; 0x77
    6000:	e71e      	b.n	5e40 <_malloc_r+0x384>
    6002:	f240 5154 	movw	r1, #1364	; 0x554
    6006:	428a      	cmp	r2, r1
    6008:	d805      	bhi.n	6016 <_malloc_r+0x55a>
    600a:	0c9a      	lsrs	r2, r3, #18
    600c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    6010:	0049      	lsls	r1, r1, #1
    6012:	327c      	adds	r2, #124	; 0x7c
    6014:	e714      	b.n	5e40 <_malloc_r+0x384>
    6016:	21fe      	movs	r1, #254	; 0xfe
    6018:	227e      	movs	r2, #126	; 0x7e
    601a:	e711      	b.n	5e40 <_malloc_r+0x384>
    601c:	687b      	ldr	r3, [r7, #4]
    601e:	e784      	b.n	5f2a <_malloc_r+0x46e>
    6020:	08e8      	lsrs	r0, r5, #3
    6022:	1c43      	adds	r3, r0, #1
    6024:	005b      	lsls	r3, r3, #1
    6026:	e5f8      	b.n	5c1a <_malloc_r+0x15e>
    6028:	20004a44 	.word	0x20004a44

0000602c <memset>:
    602c:	b470      	push	{r4, r5, r6}
    602e:	0784      	lsls	r4, r0, #30
    6030:	d046      	beq.n	60c0 <memset+0x94>
    6032:	1e54      	subs	r4, r2, #1
    6034:	2a00      	cmp	r2, #0
    6036:	d041      	beq.n	60bc <memset+0x90>
    6038:	b2cd      	uxtb	r5, r1
    603a:	4603      	mov	r3, r0
    603c:	e002      	b.n	6044 <memset+0x18>
    603e:	1e62      	subs	r2, r4, #1
    6040:	b3e4      	cbz	r4, 60bc <memset+0x90>
    6042:	4614      	mov	r4, r2
    6044:	f803 5b01 	strb.w	r5, [r3], #1
    6048:	079a      	lsls	r2, r3, #30
    604a:	d1f8      	bne.n	603e <memset+0x12>
    604c:	2c03      	cmp	r4, #3
    604e:	d92e      	bls.n	60ae <memset+0x82>
    6050:	b2cd      	uxtb	r5, r1
    6052:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    6056:	2c0f      	cmp	r4, #15
    6058:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    605c:	d919      	bls.n	6092 <memset+0x66>
    605e:	f103 0210 	add.w	r2, r3, #16
    6062:	4626      	mov	r6, r4
    6064:	3e10      	subs	r6, #16
    6066:	2e0f      	cmp	r6, #15
    6068:	f842 5c10 	str.w	r5, [r2, #-16]
    606c:	f842 5c0c 	str.w	r5, [r2, #-12]
    6070:	f842 5c08 	str.w	r5, [r2, #-8]
    6074:	f842 5c04 	str.w	r5, [r2, #-4]
    6078:	f102 0210 	add.w	r2, r2, #16
    607c:	d8f2      	bhi.n	6064 <memset+0x38>
    607e:	f1a4 0210 	sub.w	r2, r4, #16
    6082:	f022 020f 	bic.w	r2, r2, #15
    6086:	f004 040f 	and.w	r4, r4, #15
    608a:	3210      	adds	r2, #16
    608c:	2c03      	cmp	r4, #3
    608e:	4413      	add	r3, r2
    6090:	d90d      	bls.n	60ae <memset+0x82>
    6092:	461e      	mov	r6, r3
    6094:	4622      	mov	r2, r4
    6096:	3a04      	subs	r2, #4
    6098:	2a03      	cmp	r2, #3
    609a:	f846 5b04 	str.w	r5, [r6], #4
    609e:	d8fa      	bhi.n	6096 <memset+0x6a>
    60a0:	1f22      	subs	r2, r4, #4
    60a2:	f022 0203 	bic.w	r2, r2, #3
    60a6:	3204      	adds	r2, #4
    60a8:	4413      	add	r3, r2
    60aa:	f004 0403 	and.w	r4, r4, #3
    60ae:	b12c      	cbz	r4, 60bc <memset+0x90>
    60b0:	b2c9      	uxtb	r1, r1
    60b2:	441c      	add	r4, r3
    60b4:	f803 1b01 	strb.w	r1, [r3], #1
    60b8:	42a3      	cmp	r3, r4
    60ba:	d1fb      	bne.n	60b4 <memset+0x88>
    60bc:	bc70      	pop	{r4, r5, r6}
    60be:	4770      	bx	lr
    60c0:	4614      	mov	r4, r2
    60c2:	4603      	mov	r3, r0
    60c4:	e7c2      	b.n	604c <memset+0x20>
    60c6:	bf00      	nop

000060c8 <__malloc_lock>:
    60c8:	4770      	bx	lr
    60ca:	bf00      	nop

000060cc <__malloc_unlock>:
    60cc:	4770      	bx	lr
    60ce:	bf00      	nop

000060d0 <_sbrk_r>:
    60d0:	b538      	push	{r3, r4, r5, lr}
    60d2:	4c07      	ldr	r4, [pc, #28]	; (60f0 <_sbrk_r+0x20>)
    60d4:	2300      	movs	r3, #0
    60d6:	4605      	mov	r5, r0
    60d8:	4608      	mov	r0, r1
    60da:	6023      	str	r3, [r4, #0]
    60dc:	f7fd fd3c 	bl	3b58 <_sbrk>
    60e0:	1c43      	adds	r3, r0, #1
    60e2:	d000      	beq.n	60e6 <_sbrk_r+0x16>
    60e4:	bd38      	pop	{r3, r4, r5, pc}
    60e6:	6823      	ldr	r3, [r4, #0]
    60e8:	2b00      	cmp	r3, #0
    60ea:	d0fb      	beq.n	60e4 <_sbrk_r+0x14>
    60ec:	602b      	str	r3, [r5, #0]
    60ee:	bd38      	pop	{r3, r4, r5, pc}
    60f0:	2000928c 	.word	0x2000928c

000060f4 <__register_exitproc>:
    60f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    60f8:	4c25      	ldr	r4, [pc, #148]	; (6190 <__register_exitproc+0x9c>)
    60fa:	6825      	ldr	r5, [r4, #0]
    60fc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    6100:	4606      	mov	r6, r0
    6102:	4688      	mov	r8, r1
    6104:	4692      	mov	sl, r2
    6106:	4699      	mov	r9, r3
    6108:	b3c4      	cbz	r4, 617c <__register_exitproc+0x88>
    610a:	6860      	ldr	r0, [r4, #4]
    610c:	281f      	cmp	r0, #31
    610e:	dc17      	bgt.n	6140 <__register_exitproc+0x4c>
    6110:	1c43      	adds	r3, r0, #1
    6112:	b176      	cbz	r6, 6132 <__register_exitproc+0x3e>
    6114:	eb04 0580 	add.w	r5, r4, r0, lsl #2
    6118:	2201      	movs	r2, #1
    611a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
    611e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
    6122:	4082      	lsls	r2, r0
    6124:	4311      	orrs	r1, r2
    6126:	2e02      	cmp	r6, #2
    6128:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
    612c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
    6130:	d01e      	beq.n	6170 <__register_exitproc+0x7c>
    6132:	3002      	adds	r0, #2
    6134:	6063      	str	r3, [r4, #4]
    6136:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
    613a:	2000      	movs	r0, #0
    613c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6140:	4b14      	ldr	r3, [pc, #80]	; (6194 <__register_exitproc+0xa0>)
    6142:	b303      	cbz	r3, 6186 <__register_exitproc+0x92>
    6144:	f44f 70c8 	mov.w	r0, #400	; 0x190
    6148:	f7ff fcb0 	bl	5aac <malloc>
    614c:	4604      	mov	r4, r0
    614e:	b1d0      	cbz	r0, 6186 <__register_exitproc+0x92>
    6150:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    6154:	2700      	movs	r7, #0
    6156:	e880 0088 	stmia.w	r0, {r3, r7}
    615a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    615e:	4638      	mov	r0, r7
    6160:	2301      	movs	r3, #1
    6162:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    6166:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    616a:	2e00      	cmp	r6, #0
    616c:	d0e1      	beq.n	6132 <__register_exitproc+0x3e>
    616e:	e7d1      	b.n	6114 <__register_exitproc+0x20>
    6170:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
    6174:	430a      	orrs	r2, r1
    6176:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    617a:	e7da      	b.n	6132 <__register_exitproc+0x3e>
    617c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    6180:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    6184:	e7c1      	b.n	610a <__register_exitproc+0x16>
    6186:	f04f 30ff 	mov.w	r0, #4294967295
    618a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    618e:	bf00      	nop
    6190:	20004500 	.word	0x20004500
    6194:	00005aad 	.word	0x00005aad

00006198 <_malloc_trim_r>:
    6198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    619a:	4f23      	ldr	r7, [pc, #140]	; (6228 <_malloc_trim_r+0x90>)
    619c:	460c      	mov	r4, r1
    619e:	4606      	mov	r6, r0
    61a0:	f7ff ff92 	bl	60c8 <__malloc_lock>
    61a4:	68bb      	ldr	r3, [r7, #8]
    61a6:	685d      	ldr	r5, [r3, #4]
    61a8:	f025 0503 	bic.w	r5, r5, #3
    61ac:	1b29      	subs	r1, r5, r4
    61ae:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
    61b2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    61b6:	f021 010f 	bic.w	r1, r1, #15
    61ba:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    61be:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    61c2:	db07      	blt.n	61d4 <_malloc_trim_r+0x3c>
    61c4:	2100      	movs	r1, #0
    61c6:	4630      	mov	r0, r6
    61c8:	f7ff ff82 	bl	60d0 <_sbrk_r>
    61cc:	68bb      	ldr	r3, [r7, #8]
    61ce:	442b      	add	r3, r5
    61d0:	4298      	cmp	r0, r3
    61d2:	d004      	beq.n	61de <_malloc_trim_r+0x46>
    61d4:	4630      	mov	r0, r6
    61d6:	f7ff ff79 	bl	60cc <__malloc_unlock>
    61da:	2000      	movs	r0, #0
    61dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    61de:	4261      	negs	r1, r4
    61e0:	4630      	mov	r0, r6
    61e2:	f7ff ff75 	bl	60d0 <_sbrk_r>
    61e6:	3001      	adds	r0, #1
    61e8:	d00d      	beq.n	6206 <_malloc_trim_r+0x6e>
    61ea:	4b10      	ldr	r3, [pc, #64]	; (622c <_malloc_trim_r+0x94>)
    61ec:	68ba      	ldr	r2, [r7, #8]
    61ee:	6819      	ldr	r1, [r3, #0]
    61f0:	1b2d      	subs	r5, r5, r4
    61f2:	f045 0501 	orr.w	r5, r5, #1
    61f6:	4630      	mov	r0, r6
    61f8:	1b09      	subs	r1, r1, r4
    61fa:	6055      	str	r5, [r2, #4]
    61fc:	6019      	str	r1, [r3, #0]
    61fe:	f7ff ff65 	bl	60cc <__malloc_unlock>
    6202:	2001      	movs	r0, #1
    6204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6206:	2100      	movs	r1, #0
    6208:	4630      	mov	r0, r6
    620a:	f7ff ff61 	bl	60d0 <_sbrk_r>
    620e:	68ba      	ldr	r2, [r7, #8]
    6210:	1a83      	subs	r3, r0, r2
    6212:	2b0f      	cmp	r3, #15
    6214:	ddde      	ble.n	61d4 <_malloc_trim_r+0x3c>
    6216:	4c06      	ldr	r4, [pc, #24]	; (6230 <_malloc_trim_r+0x98>)
    6218:	4904      	ldr	r1, [pc, #16]	; (622c <_malloc_trim_r+0x94>)
    621a:	6824      	ldr	r4, [r4, #0]
    621c:	f043 0301 	orr.w	r3, r3, #1
    6220:	1b00      	subs	r0, r0, r4
    6222:	6053      	str	r3, [r2, #4]
    6224:	6008      	str	r0, [r1, #0]
    6226:	e7d5      	b.n	61d4 <_malloc_trim_r+0x3c>
    6228:	20004a44 	.word	0x20004a44
    622c:	20006e54 	.word	0x20006e54
    6230:	20004e50 	.word	0x20004e50

00006234 <_free_r>:
    6234:	2900      	cmp	r1, #0
    6236:	d045      	beq.n	62c4 <_free_r+0x90>
    6238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    623c:	460d      	mov	r5, r1
    623e:	4680      	mov	r8, r0
    6240:	f7ff ff42 	bl	60c8 <__malloc_lock>
    6244:	f855 7c04 	ldr.w	r7, [r5, #-4]
    6248:	496a      	ldr	r1, [pc, #424]	; (63f4 <_free_r+0x1c0>)
    624a:	f027 0301 	bic.w	r3, r7, #1
    624e:	f1a5 0408 	sub.w	r4, r5, #8
    6252:	18e2      	adds	r2, r4, r3
    6254:	688e      	ldr	r6, [r1, #8]
    6256:	6850      	ldr	r0, [r2, #4]
    6258:	42b2      	cmp	r2, r6
    625a:	f020 0003 	bic.w	r0, r0, #3
    625e:	d062      	beq.n	6326 <_free_r+0xf2>
    6260:	07fe      	lsls	r6, r7, #31
    6262:	6050      	str	r0, [r2, #4]
    6264:	d40b      	bmi.n	627e <_free_r+0x4a>
    6266:	f855 7c08 	ldr.w	r7, [r5, #-8]
    626a:	1be4      	subs	r4, r4, r7
    626c:	f101 0e08 	add.w	lr, r1, #8
    6270:	68a5      	ldr	r5, [r4, #8]
    6272:	4575      	cmp	r5, lr
    6274:	443b      	add	r3, r7
    6276:	d06f      	beq.n	6358 <_free_r+0x124>
    6278:	68e7      	ldr	r7, [r4, #12]
    627a:	60ef      	str	r7, [r5, #12]
    627c:	60bd      	str	r5, [r7, #8]
    627e:	1815      	adds	r5, r2, r0
    6280:	686d      	ldr	r5, [r5, #4]
    6282:	07ed      	lsls	r5, r5, #31
    6284:	d542      	bpl.n	630c <_free_r+0xd8>
    6286:	f043 0201 	orr.w	r2, r3, #1
    628a:	6062      	str	r2, [r4, #4]
    628c:	50e3      	str	r3, [r4, r3]
    628e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6292:	d218      	bcs.n	62c6 <_free_r+0x92>
    6294:	08db      	lsrs	r3, r3, #3
    6296:	1c5a      	adds	r2, r3, #1
    6298:	684d      	ldr	r5, [r1, #4]
    629a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
    629e:	60a7      	str	r7, [r4, #8]
    62a0:	2001      	movs	r0, #1
    62a2:	109b      	asrs	r3, r3, #2
    62a4:	fa00 f303 	lsl.w	r3, r0, r3
    62a8:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    62ac:	431d      	orrs	r5, r3
    62ae:	3808      	subs	r0, #8
    62b0:	60e0      	str	r0, [r4, #12]
    62b2:	604d      	str	r5, [r1, #4]
    62b4:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
    62b8:	60fc      	str	r4, [r7, #12]
    62ba:	4640      	mov	r0, r8
    62bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    62c0:	f7ff bf04 	b.w	60cc <__malloc_unlock>
    62c4:	4770      	bx	lr
    62c6:	0a5a      	lsrs	r2, r3, #9
    62c8:	2a04      	cmp	r2, #4
    62ca:	d853      	bhi.n	6374 <_free_r+0x140>
    62cc:	099a      	lsrs	r2, r3, #6
    62ce:	f102 0739 	add.w	r7, r2, #57	; 0x39
    62d2:	007f      	lsls	r7, r7, #1
    62d4:	f102 0538 	add.w	r5, r2, #56	; 0x38
    62d8:	eb01 0087 	add.w	r0, r1, r7, lsl #2
    62dc:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
    62e0:	4944      	ldr	r1, [pc, #272]	; (63f4 <_free_r+0x1c0>)
    62e2:	3808      	subs	r0, #8
    62e4:	4290      	cmp	r0, r2
    62e6:	d04d      	beq.n	6384 <_free_r+0x150>
    62e8:	6851      	ldr	r1, [r2, #4]
    62ea:	f021 0103 	bic.w	r1, r1, #3
    62ee:	428b      	cmp	r3, r1
    62f0:	d202      	bcs.n	62f8 <_free_r+0xc4>
    62f2:	6892      	ldr	r2, [r2, #8]
    62f4:	4290      	cmp	r0, r2
    62f6:	d1f7      	bne.n	62e8 <_free_r+0xb4>
    62f8:	68d0      	ldr	r0, [r2, #12]
    62fa:	60e0      	str	r0, [r4, #12]
    62fc:	60a2      	str	r2, [r4, #8]
    62fe:	6084      	str	r4, [r0, #8]
    6300:	60d4      	str	r4, [r2, #12]
    6302:	4640      	mov	r0, r8
    6304:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6308:	f7ff bee0 	b.w	60cc <__malloc_unlock>
    630c:	6895      	ldr	r5, [r2, #8]
    630e:	4f3a      	ldr	r7, [pc, #232]	; (63f8 <_free_r+0x1c4>)
    6310:	42bd      	cmp	r5, r7
    6312:	4403      	add	r3, r0
    6314:	d03f      	beq.n	6396 <_free_r+0x162>
    6316:	68d0      	ldr	r0, [r2, #12]
    6318:	60e8      	str	r0, [r5, #12]
    631a:	f043 0201 	orr.w	r2, r3, #1
    631e:	6085      	str	r5, [r0, #8]
    6320:	6062      	str	r2, [r4, #4]
    6322:	50e3      	str	r3, [r4, r3]
    6324:	e7b3      	b.n	628e <_free_r+0x5a>
    6326:	07ff      	lsls	r7, r7, #31
    6328:	4403      	add	r3, r0
    632a:	d407      	bmi.n	633c <_free_r+0x108>
    632c:	f855 2c08 	ldr.w	r2, [r5, #-8]
    6330:	1aa4      	subs	r4, r4, r2
    6332:	4413      	add	r3, r2
    6334:	68a0      	ldr	r0, [r4, #8]
    6336:	68e2      	ldr	r2, [r4, #12]
    6338:	60c2      	str	r2, [r0, #12]
    633a:	6090      	str	r0, [r2, #8]
    633c:	4a2f      	ldr	r2, [pc, #188]	; (63fc <_free_r+0x1c8>)
    633e:	6812      	ldr	r2, [r2, #0]
    6340:	f043 0001 	orr.w	r0, r3, #1
    6344:	4293      	cmp	r3, r2
    6346:	6060      	str	r0, [r4, #4]
    6348:	608c      	str	r4, [r1, #8]
    634a:	d3b6      	bcc.n	62ba <_free_r+0x86>
    634c:	4b2c      	ldr	r3, [pc, #176]	; (6400 <_free_r+0x1cc>)
    634e:	4640      	mov	r0, r8
    6350:	6819      	ldr	r1, [r3, #0]
    6352:	f7ff ff21 	bl	6198 <_malloc_trim_r>
    6356:	e7b0      	b.n	62ba <_free_r+0x86>
    6358:	1811      	adds	r1, r2, r0
    635a:	6849      	ldr	r1, [r1, #4]
    635c:	07c9      	lsls	r1, r1, #31
    635e:	d444      	bmi.n	63ea <_free_r+0x1b6>
    6360:	6891      	ldr	r1, [r2, #8]
    6362:	68d2      	ldr	r2, [r2, #12]
    6364:	60ca      	str	r2, [r1, #12]
    6366:	4403      	add	r3, r0
    6368:	f043 0001 	orr.w	r0, r3, #1
    636c:	6091      	str	r1, [r2, #8]
    636e:	6060      	str	r0, [r4, #4]
    6370:	50e3      	str	r3, [r4, r3]
    6372:	e7a2      	b.n	62ba <_free_r+0x86>
    6374:	2a14      	cmp	r2, #20
    6376:	d817      	bhi.n	63a8 <_free_r+0x174>
    6378:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    637c:	007f      	lsls	r7, r7, #1
    637e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    6382:	e7a9      	b.n	62d8 <_free_r+0xa4>
    6384:	10aa      	asrs	r2, r5, #2
    6386:	684b      	ldr	r3, [r1, #4]
    6388:	2501      	movs	r5, #1
    638a:	fa05 f202 	lsl.w	r2, r5, r2
    638e:	4313      	orrs	r3, r2
    6390:	604b      	str	r3, [r1, #4]
    6392:	4602      	mov	r2, r0
    6394:	e7b1      	b.n	62fa <_free_r+0xc6>
    6396:	f043 0201 	orr.w	r2, r3, #1
    639a:	614c      	str	r4, [r1, #20]
    639c:	610c      	str	r4, [r1, #16]
    639e:	60e5      	str	r5, [r4, #12]
    63a0:	60a5      	str	r5, [r4, #8]
    63a2:	6062      	str	r2, [r4, #4]
    63a4:	50e3      	str	r3, [r4, r3]
    63a6:	e788      	b.n	62ba <_free_r+0x86>
    63a8:	2a54      	cmp	r2, #84	; 0x54
    63aa:	d806      	bhi.n	63ba <_free_r+0x186>
    63ac:	0b1a      	lsrs	r2, r3, #12
    63ae:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    63b2:	007f      	lsls	r7, r7, #1
    63b4:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    63b8:	e78e      	b.n	62d8 <_free_r+0xa4>
    63ba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    63be:	d806      	bhi.n	63ce <_free_r+0x19a>
    63c0:	0bda      	lsrs	r2, r3, #15
    63c2:	f102 0778 	add.w	r7, r2, #120	; 0x78
    63c6:	007f      	lsls	r7, r7, #1
    63c8:	f102 0577 	add.w	r5, r2, #119	; 0x77
    63cc:	e784      	b.n	62d8 <_free_r+0xa4>
    63ce:	f240 5054 	movw	r0, #1364	; 0x554
    63d2:	4282      	cmp	r2, r0
    63d4:	d806      	bhi.n	63e4 <_free_r+0x1b0>
    63d6:	0c9a      	lsrs	r2, r3, #18
    63d8:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    63dc:	007f      	lsls	r7, r7, #1
    63de:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    63e2:	e779      	b.n	62d8 <_free_r+0xa4>
    63e4:	27fe      	movs	r7, #254	; 0xfe
    63e6:	257e      	movs	r5, #126	; 0x7e
    63e8:	e776      	b.n	62d8 <_free_r+0xa4>
    63ea:	f043 0201 	orr.w	r2, r3, #1
    63ee:	6062      	str	r2, [r4, #4]
    63f0:	50e3      	str	r3, [r4, r3]
    63f2:	e762      	b.n	62ba <_free_r+0x86>
    63f4:	20004a44 	.word	0x20004a44
    63f8:	20004a4c 	.word	0x20004a4c
    63fc:	20004e4c 	.word	0x20004e4c
    6400:	20006e50 	.word	0x20006e50
    6404:	00000000 	.word	0x00000000

00006408 <___ZN11AudioStream17initialize_memoryEP18audio_block_structj_veneer>:
    6408:	f85f f000 	ldr.w	pc, [pc]	; 640c <___ZN11AudioStream17initialize_memoryEP18audio_block_structj_veneer+0x4>
    640c:	60001665 	.word	0x60001665

00006410 <___init_veneer>:
    6410:	f85f f000 	ldr.w	pc, [pc]	; 6414 <___init_veneer+0x4>
    6414:	60001afd 	.word	0x60001afd

00006418 <___Z14set_audioClockilmb_veneer>:
    6418:	f85f f000 	ldr.w	pc, [pc]	; 641c <___Z14set_audioClockilmb_veneer+0x4>
    641c:	600012a5 	.word	0x600012a5

Disassembly of section .fini:

00006420 <_fini>:
    6420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6422:	bf00      	nop
