22:01:00 DEBUG : Logs will be stored at 'C:/Users/Chick/MicrocontrollerFPGA/wksp/IDE.log'.
22:01:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chick\MicrocontrollerFPGA\wksp\temp_xsdb_launch_script.tcl
22:01:04 INFO  : Registering command handlers for Vitis TCF services
22:01:04 INFO  : Platform repository initialization has completed.
22:01:07 INFO  : XSCT server has started successfully.
22:01:07 INFO  : plnx-install-location is set to ''
22:01:07 INFO  : Successfully done setting XSCT server connection channel  
22:01:07 INFO  : Successfully done query RDI_DATADIR 
22:01:07 INFO  : Successfully done setting workspace for the tool. 
22:02:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:02:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
22:02:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:02:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:02:56 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:05:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:05:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Chick/MicrocontrollerFPGA/wksp/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
22:05:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
22:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:07:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:11:01 ERROR : emulation provider is not avaiable.
22:11:01 INFO  : The emulator is not running, terminating debug launch configuration
22:11:41 ERROR : emulation provider is not avaiable.
22:11:41 INFO  : The emulator is not running, terminating debug launch configuration
