0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.sim/sim_1/impl/timing/xsim/Board_mem_test_time_impl.v,1671152806,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v,,Board;RAM256X1S_HD255;RAM256X1S_HD256;RAM256X1S_HD257;RAM256X1S_HD258;RAM256X1S_HD259;RAM256X1S_HD260;RAM256X1S_HD261;RAM256X1S_HD262;RAM256X1S_HD263;RAM256X1S_HD264;RAM256X1S_HD265;RAM256X1S_HD266;RAM256X1S_HD267;RAM256X1S_HD268;RAM256X1S_HD269;RAM256X1S_HD270;RAM256X1S_HD271;RAM256X1S_HD272;RAM256X1S_HD273;RAM256X1S_HD274;RAM256X1S_HD275;RAM256X1S_HD276;RAM256X1S_HD277;RAM256X1S_HD278;RAM256X1S_HD279;RAM256X1S_HD280;RAM256X1S_HD281;RAM256X1S_HD282;RAM256X1S_HD283;RAM256X1S_HD284;RAM256X1S_HD285;RAM256X1S_HD286;RAM256X1S_HD287;RAM256X1S_HD288;RAM256X1S_HD289;RAM256X1S_HD290;RAM256X1S_HD291;RAM256X1S_HD292;RAM256X1S_HD293;RAM256X1S_HD294;RAM256X1S_HD295;RAM256X1S_HD296;RAM256X1S_HD297;RAM256X1S_HD298;RAM256X1S_HD299;RAM256X1S_HD300;RAM256X1S_HD301;RAM256X1S_HD302;RAM256X1S_HD303;RAM256X1S_HD304;RAM256X1S_HD305;RAM256X1S_HD306;RAM256X1S_HD307;RAM256X1S_HD308;RAM256X1S_HD309;RAM256X1S_HD310;RAM256X1S_HD311;RAM256X1S_HD312;RAM256X1S_HD313;RAM256X1S_HD314;RAM256X1S_HD315;RAM256X1S_HD316;RAM256X1S_HD317;RAM256X1S_HD318;RAM256X1S_HD319;RAM256X1S_HD320;RAM256X1S_HD321;RAM256X1S_HD322;RAM256X1S_HD323;RAM256X1S_HD324;RAM256X1S_HD325;RAM256X1S_HD326;RAM256X1S_HD327;RAM256X1S_HD328;RAM256X1S_HD329;RAM256X1S_HD330;RAM256X1S_HD331;RAM256X1S_HD332;RAM256X1S_HD333;RAM256X1S_HD334;RAM256X1S_HD335;RAM256X1S_HD336;RAM256X1S_HD337;RAM256X1S_HD338;RAM256X1S_HD339;RAM256X1S_HD340;RAM256X1S_HD341;RAM256X1S_HD342;RAM256X1S_HD343;RAM256X1S_HD344;RAM256X1S_HD345;RAM256X1S_HD346;RAM256X1S_HD347;RAM256X1S_HD348;RAM256X1S_HD349;RAM256X1S_HD350;RAM256X1S_HD351;RAM256X1S_HD352;RAM256X1S_HD353;RAM256X1S_HD354;RAM256X1S_HD355;RAM256X1S_HD356;RAM256X1S_HD357;RAM256X1S_HD358;RAM256X1S_HD359;RAM256X1S_HD360;RAM256X1S_HD361;RAM256X1S_HD362;RAM256X1S_HD363;RAM256X1S_HD364;RAM256X1S_HD365;RAM256X1S_HD366;RAM256X1S_HD367;RAM256X1S_HD368;RAM256X1S_HD369;RAM256X1S_HD370;RAM256X1S_HD371;RAM256X1S_HD372;RAM256X1S_HD373;RAM256X1S_HD374;RAM256X1S_HD375;RAM256X1S_HD376;RAM256X1S_HD377;RAM256X1S_HD378;RAM256X1S_HD379;RAM256X1S_HD380;RAM256X1S_HD381;RAM256X1S_UNIQ_BASE_;glbl,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/Board_mem_test.v,1671102308,verilog,,,,Board_mem_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v,,ALU_Control,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v,1671102772,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v,,Branch_control,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v,1671152188,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v,,ControlUnit,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v,,Head,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v,1671132467,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v,,Instruction,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v,1670559125,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v,,Instruction_decode,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v,1670384245,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v,,RegisterFile,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v,,data,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v,1671093416,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v,,data_ext,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v,1670306718,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/Board_mem_test.v,,imm_ext,,,,,,,,
