//===-- GameBoyRegisterInfo.cpp - GameBoy Register Information --------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the GameBoy implementation of the TargetRegisterInfo class.
//
//===----------------------------------------------------------------------===//

#include "GameBoyRegisterInfo.h"

#include "llvm/ADT/BitVector.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/TargetFrameLowering.h"
#include "llvm/IR/Function.h"

#include "GameBoy.h"
#include "GameBoyInstrInfo.h"
#include "GameBoyMachineFunctionInfo.h"
#include "GameBoyTargetMachine.h"
#include "MCTargetDesc/GameBoyMCTargetDesc.h"

#define GET_REGINFO_TARGET_DESC
#include "GameBoyGenRegisterInfo.inc"

namespace llvm {

GameBoyRegisterInfo::GameBoyRegisterInfo() : GameBoyGenRegisterInfo(0) {}

// TODO: Add interrupt save list.
const uint16_t *
GameBoyRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
  
  // The main distinction we have is that we are either in SDCC V0 or V1.
  const GameBoyMachineFunctionInfo *AFI = MF->getInfo<GameBoyMachineFunctionInfo>();
  unsigned CallingConv = MF->getFunction().getCallingConv();
  switch(CallingConv) {
    case CallingConv::SDCC_V0:
      return CSR_SDCC_V0_SaveList;
    case CallingConv::SDCC_V1:
      return CSR_SDCC_V1_SaveList;
    default:
      return CSR_SaveList;
  }

  /* 
  const GameBoySubtarget &STI = MF->getSubtarget<GameBoySubtarget>();
  if (STI.hasTinyEncoding())
    return AFI->isInterruptOrSignalHandler() ? CSR_InterruptsTiny_SaveList
                                             : CSR_NormalTiny_SaveList;
  else
    return AFI->isInterruptOrSignalHandler() ? CSR_Interrupts_SaveList
                                             : CSR_Normal_SaveList;
  */
}

const uint32_t *
GameBoyRegisterInfo::getCallPreservedMask(const MachineFunction &MF,
                                      CallingConv::ID CC) const {
  // const GameBoySubtarget &STI = MF.getSubtarget<GameBoySubtarget>();
  // return STI.hasTinyEncoding() ? CSR_NormalTiny_RegMask : CSR_Normal_RegMask;
  return CSR_RegMask;
}

BitVector GameBoyRegisterInfo::getReservedRegs(const MachineFunction &MF) const {
  BitVector Reserved(getNumRegs());

  // Reserve the intermediate result registers r1 and r2
  // The result of instructions like 'mul' is always stored here.
  // R0/R1/R1R0 are always reserved on both GameBoy and GameBoytiny.
  // Reserved.set(GameBoy::R0);
  // Reserved.set(GameBoy::R1);
  // Reserved.set(GameBoy::R1R0);

  // Reserve result register A which is used for all arithmetic.
  // Is this really always considered live? We should be able to
  // allocate to the A register since it is used in so many instructions.
  Reserved.set(GameBoy::RA);
  Reserved.set(GameBoy::RF);
  Reserved.set(GameBoy::RARF);

  // Reserve the stack pointer.
  // Reserved.set(GameBoy::SPL);
  // Reserved.set(GameBoy::SPH);
  Reserved.set(GameBoy::SP);

  // Reserve R2~R17 only on GameBoytiny.
  // if (MF.getSubtarget<GameBoySubtarget>().hasTinyEncoding()) {
  //   // Reserve 8-bit registers R2~R15, Rtmp(R16) and Zero(R17).
  //   for (unsigned Reg = GameBoy::R2; Reg <= GameBoy::R17; Reg++)
  //     Reserved.set(Reg);
  //   // Reserve 16-bit registers R3R2~R18R17.
  //   for (unsigned Reg = GameBoy::R3R2; Reg <= GameBoy::R18R17; Reg++)
  //     Reserved.set(Reg);
  // }

  // We tenatively reserve the frame pointer register r29:r28 because the
  // function may require one, but we cannot tell until register allocation
  // is complete, which can be too late.
  //
  // Instead we just unconditionally reserve the Y register.
  //
  // TODO: Write a pass to enumerate functions which reserved the Y register
  //       but didn't end up needing a frame pointer. In these, we can
  //       convert one or two of the spills inside to use the Y register.
  // Reserved.set(GameBoy::R28);
  // Reserved.set(GameBoy::R29);
  // Reserved.set(GameBoy::R29R28);

  return Reserved;
}

const TargetRegisterClass *
GameBoyRegisterInfo::getLargestLegalSuperClass(const TargetRegisterClass *RC,
                                           const MachineFunction &MF) const {
  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();
  if (TRI->isTypeLegalForClass(*RC, MVT::i16)) {
    return &GameBoy::GPRPairRegClass;
  }

  if (TRI->isTypeLegalForClass(*RC, MVT::i8)) {
    return &GameBoy::GPRRegClass;
  }

  llvm_unreachable("Invalid register size");
}

/// Fold a frame offset shared between two add instructions into a single one.
static void foldFrameOffset(MachineBasicBlock::iterator &II, int &Offset,
                            Register DstReg) {
  llvm_unreachable("Unimplemented foldFrameOffset");
  /*
  MachineInstr &MI = *II;
  int Opcode = MI.getOpcode();

  // Don't bother trying if the next instruction is not an add or a sub.
  if ((Opcode != GameBoy::SUBIWRdK) && (Opcode != GameBoy::ADIWRdK)) {
    return;
  }

  // Check that DstReg matches with next instruction, otherwise the instruction
  // is not related to stack address manipulation.
  if (DstReg != MI.getOperand(0).getReg()) {
    return;
  }

  // Add the offset in the next instruction to our offset.
  switch (Opcode) {
  case GameBoy::SUBIWRdK:
    Offset += -MI.getOperand(2).getImm();
    break;
  case GameBoy::ADIWRdK:
    Offset += MI.getOperand(2).getImm();
    break;
  }

  // Finally remove the instruction.
  II++;
  MI.eraseFromParent();
  */
}

void GameBoyRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
                                          int SPAdj, unsigned FIOperandNum,
                                          RegScavenger *RS) const {


  // This function will convert the frame index number to an offset for the SP
  // register. In terms of the Game Boy, this can either use the INC SP instructions
  // or the ADD SP, r8 instruction which is a signed offset. A frame index is a number
  // associated with an abstract stack frame, and this function will use SP to
  // access this indexed part of the stack.


  MachineInstr &MI = *II;
  DebugLoc dl = MI.getDebugLoc();
  MachineBasicBlock &MBB = *MI.getParent();
  const MachineFunction &MF = *MBB.getParent();

  const GameBoyTargetMachine &TM = (const GameBoyTargetMachine &)MF.getTarget();
  const TargetInstrInfo &TII = *TM.getSubtargetImpl()->getInstrInfo();
  const MachineFrameInfo &MFI = MF.getFrameInfo();
  const TargetRegisterInfo &RII = *TM.getSubtargetImpl()->getRegisterInfo();
  const TargetFrameLowering *TFI = TM.getSubtargetImpl()->getFrameLowering();
  const GameBoySubtarget &STI = MF.getSubtarget<GameBoySubtarget>();

  int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
  int Offset = MFI.getObjectOffset(FrameIndex);

  // By default, the SP will always point to an empty slot. Therefore, we need
  // to add 1 to the offset.
  Offset += MFI.getStackSize() - TFI->getOffsetOfLocalArea() + 1;
  // Fold incoming offset.
  Offset += MI.getOperand(FIOperandNum + 1).getImm();
  
  if (Offset > 62) {
    llvm_unreachable("Unimplemented eliminateFrameIndex for offset > 62");
  }
  assert(isUInt<8>(Offset) && "Offset is out of range");

  // Insert an LD HL, SP + r8 instruction to modify the stack accordingly before
  // either a load or a store takes place.
  // Use std::prev to define the instruction before this one.
  BuildMI(MBB, std::prev(II), dl, TII.get(GameBoy::LDHLSPImm8), GameBoy::RHRL)
    .addReg(GameBoy::SP)
    .addImm(Offset);

  // Handle stores
  // LD (HL), SrcReg for a store
  if (MI.getOpcode() == GameBoy::LDPtrQRdPair || MI.getOpcode() == GameBoy::LDPtrQRd) 
  {
    auto RegSrc = MI.getOperand(2).getReg();
    if (RII.getRegClass(GameBoy::GPRRegClassID)->contains(RegSrc)) {
      // LD (HL), Rr
      MI.setDesc(TII.get(GameBoy::LDHLAddrRr));
    }
    else if (RII.getRegClass(GameBoy::GPRPairRegClassID)->contains(RegSrc)) {
      // LD (HL), RrPair
      MI.setDesc(TII.get(GameBoy::LDPtrRdPair));
    } else {
      llvm_unreachable("Invalid register class for LD (HL), SrcReg!");
    }

    MI.getOperand(0).ChangeToRegister(GameBoy::RHRL, false);
    MI.getOperand(1).ChangeToRegister(RegSrc, false);
    MI.removeOperand(2); // Remove unused register operand.
  }
  // Handle loads
  // LD DstReg, (HL) for a load
  else if (MI.getOpcode() == GameBoy::LDRdPairPtrQ || MI.getOpcode() == GameBoy::LDRdPtrQ)
  {
    auto DstReg = MI.getOperand(0).getReg();
    if (RII.getRegClass(GameBoy::GPRRegClassID)->contains(DstReg)) {
      // LD Reg, (HL)
      MI.setDesc(TII.get(GameBoy::LDRdPtr));
    }
    else if (RII.getRegClass(GameBoy::GPRPairRegClassID)->contains(DstReg)) {
      // LD RegPair, (HL)
      MI.setDesc(TII.get(GameBoy::LDRdPairPtr));
    } else {
      llvm_unreachable("Invalid register class for LD DstReg, (HL)");
    }

    MI.getOperand(0).ChangeToRegister(DstReg, false);
    MI.getOperand(1).ChangeToRegister(GameBoy::RHRL, false);
    MI.removeOperand(2); // Remove the offset operand.
  } else {
    llvm_unreachable("Invalid indirect-displacement instruction encountered.");
  }
  
  // Now perform the load or store as needed.
  
  // MI.setDesc(TII.get(GameBoy::LDHLSPImm8));
  // MI.getOperand(0).ChangeToRegister(GameBoy::RHRL, true);
  // MI.getOperand(FIOperandNum + 1).ChangeToRegister(GameBoy::SP, false);
  // MI.getOperand(FIOperandNum + 2).ChangeToImmediate(Offset);
  

  // MI.setDesc(TII.get(GameBoy::LDHLSPImm8));
  // auto op_FIOperandNum = MI.getOperand(FIOperandNum);

  // MI.getOperand(FIOperandNum).ChangeToRegister(GameBoy::SP, false);
  // MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);

  // We now need to load the value in the SP to a register.
  // llvm_unreachable("Unimplemented eliminateFrameIndex");

  /*
  assert(SPAdj == 0 && "Unexpected SPAdj value");

  MachineInstr &MI = *II;
  DebugLoc dl = MI.getDebugLoc();
  MachineBasicBlock &MBB = *MI.getParent();
  const MachineFunction &MF = *MBB.getParent();

  const GameBoyTargetMachine &TM = (const GameBoyTargetMachine &)MF.getTarget();
  const TargetInstrInfo &TII = *TM.getSubtargetImpl()->getInstrInfo();
  const MachineFrameInfo &MFI = MF.getFrameInfo();
  const TargetFrameLowering *TFI = TM.getSubtargetImpl()->getFrameLowering();
  const GameBoySubtarget &STI = MF.getSubtarget<GameBoySubtarget>();

  int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
  int Offset = MFI.getObjectOffset(FrameIndex);

  // Add one to the offset because SP points to an empty slot.
  Offset += MFI.getStackSize() - TFI->getOffsetOfLocalArea() + 1;
  // Fold incoming offset.
  Offset += MI.getOperand(FIOperandNum + 1).getImm();

  // This is actually "load effective address" of the stack slot
  // instruction. We have only two-address instructions, thus we need to
  // expand it into move + add.
  if (MI.getOpcode() == GameBoy::FRMIDX) {
    MI.setDesc(TII.get(GameBoy::MOVWRdRr));
    MI.getOperand(FIOperandNum).ChangeToRegister(GameBoy::R29R28, false);
    MI.removeOperand(2);

    assert(Offset > 0 && "Invalid offset");

    // We need to materialize the offset via an add instruction.
    unsigned Opcode;
    Register DstReg = MI.getOperand(0).getReg();
    assert(DstReg != GameBoy::R29R28 && "Dest reg cannot be the frame pointer");

    II++; // Skip over the FRMIDX (and now MOVW) instruction.

    // Generally, to load a frame address two add instructions are emitted that
    // could get folded into a single one:
    //  movw    r31:r30, r29:r28
    //  adiw    r31:r30, 29
    //  adiw    r31:r30, 16
    // to:
    //  movw    r31:r30, r29:r28
    //  adiw    r31:r30, 45
    if (II != MBB.end())
      foldFrameOffset(II, Offset, DstReg);

    // Select the best opcode based on DstReg and the offset size.
    switch (DstReg) {
    case GameBoy::R25R24:
    case GameBoy::R27R26:
    case GameBoy::R31R30: {
      if (isUInt<6>(Offset)) {
        Opcode = GameBoy::ADIWRdK;
        break;
      }
      LLVM_FALLTHROUGH;
    }
    default: {
      // This opcode will get expanded into a pair of subi/sbci.
      Opcode = GameBoy::SUBIWRdK;
      Offset = -Offset;
      break;
    }
    }

    MachineInstr *New = BuildMI(MBB, II, dl, TII.get(Opcode), DstReg)
                            .addReg(DstReg, RegState::Kill)
                            .addImm(Offset);
    New->getOperand(3).setIsDead();

    return;
  }

  // If the offset is too big we have to adjust and restore the frame pointer
  // to materialize a valid load/store with displacement.
  //: TODO: consider using only one adiw/sbiw chain for more than one frame
  //: index
  if (Offset > 62) {
    unsigned AddOpc = GameBoy::ADIWRdK, SubOpc = GameBoy::SBIWRdK;
    int AddOffset = Offset - 63 + 1;

    // For huge offsets where adiw/sbiw cannot be used use a pair of subi/sbci.
    if ((Offset - 63 + 1) > 63) {
      AddOpc = GameBoy::SUBIWRdK;
      SubOpc = GameBoy::SUBIWRdK;
      AddOffset = -AddOffset;
    }

    // It is possible that the spiller places this frame instruction in between
    // a compare and branch, invalidating the contents of SREG set by the
    // compare instruction because of the add/sub pairs. Conservatively save and
    // restore SREG before and after each add/sub pair.
    BuildMI(MBB, II, dl, TII.get(GameBoy::INRdA), GameBoy::R0)
        .addImm(STI.getIORegSREG());

    MachineInstr *New = BuildMI(MBB, II, dl, TII.get(AddOpc), GameBoy::R29R28)
                            .addReg(GameBoy::R29R28, RegState::Kill)
                            .addImm(AddOffset);
    New->getOperand(3).setIsDead();

    // Restore SREG.
    BuildMI(MBB, std::next(II), dl, TII.get(GameBoy::OUTARr))
        .addImm(STI.getIORegSREG())
        .addReg(GameBoy::R0, RegState::Kill);

    // No need to set SREG as dead here otherwise if the next instruction is a
    // cond branch it will be using a dead register.
    BuildMI(MBB, std::next(II), dl, TII.get(SubOpc), GameBoy::R29R28)
        .addReg(GameBoy::R29R28, RegState::Kill)
        .addImm(Offset - 63 + 1);

    Offset = 62;
  }

  MI.getOperand(FIOperandNum).ChangeToRegister(GameBoy::R29R28, false);
  assert(isUInt<6>(Offset) && "Offset is out of range");
  MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
  */
}

Register GameBoyRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
  const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();
  // if (TFI->hasFP(MF)) {
  //   // The Y pointer register
  //   return GameBoy::R28;
  // }
  return GameBoy::SP;
}

const TargetRegisterClass *
GameBoyRegisterInfo::getPointerRegClass(const MachineFunction &MF,
                                    unsigned Kind) const {
  // FIXME: Currently we're using GameBoy-gcc as reference, so we restrict
  // ptrs to Y and Z regs. Though GameBoy-gcc has buggy implementation
  // of memory constraint, so we can fix it and bit GameBoy-gcc here ;-)
  return &GameBoy::PTRDISPREGSRegClass;
}

void GameBoyRegisterInfo::splitReg(Register Reg, Register &LoReg,
                               Register &HiReg) const {
  assert(GameBoy::GPRPairRegClass.contains(Reg) && "can only split 16-bit registers");

  LoReg = getSubReg(Reg, GameBoy::sub_lo);
  HiReg = getSubReg(Reg, GameBoy::sub_hi);

  if (LoReg == GameBoy::R24 || HiReg == GameBoy::R24)
    dbgs() << "ERROR ERROR ERROR ERROR R24\n";
}

bool GameBoyRegisterInfo::shouldCoalesce(
    MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg,
    const TargetRegisterClass *DstRC, unsigned DstSubReg,
    const TargetRegisterClass *NewRC, LiveIntervals &LIS) const {
  if (this->getRegClass(GameBoy::PTRDISPREGSRegClassID)->hasSubClassEq(NewRC)) {
    return false;
  }

  return TargetRegisterInfo::shouldCoalesce(MI, SrcRC, SubReg, DstRC, DstSubReg,
                                            NewRC, LIS);
}

} // end of namespace llvm
