Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_clock_in: "Transforming system: Nios_clock_in"
Info: Nios_clock_in: Running transform generation_view_transform
Info: Nios_clock_in: Running transform generation_view_transform took 0.000s
Info: clock_in: Running transform generation_view_transform
Info: clock_in: Running transform generation_view_transform took 0.000s
Info: Nios_clock_in: Running transform interconnect_transform_chooser
Info: Nios_clock_in: Running transform interconnect_transform_chooser took 0.008s
Info: Nios_clock_in: "Naming system components in system: Nios_clock_in"
Info: Nios_clock_in: "Processing generation queue"
Info: Nios_clock_in: "Generating: Nios_clock_in"
Info: Nios_clock_in: Done "Nios_clock_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in.ip --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in --family="Arria 10" --part=10AT115S2F45E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in.ip --synthesis=VERILOG --greybox --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_clock_in --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_clock_in: "Transforming system: Nios_clock_in"
Info: Nios_clock_in: Running transform generation_view_transform
Info: Nios_clock_in: Running transform generation_view_transform took 0.000s
Info: clock_in: Running transform generation_view_transform
Info: clock_in: Running transform generation_view_transform took 0.000s
Info: Nios_clock_in: Running transform interconnect_transform_chooser
Info: Nios_clock_in: Running transform interconnect_transform_chooser took 0.009s
Info: Nios_clock_in: "Naming system components in system: Nios_clock_in"
Info: Nios_clock_in: "Processing generation queue"
Info: Nios_clock_in: "Generating: Nios_clock_in"
Info: Nios_clock_in: Done "Nios_clock_in" with 1 modules, 1 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Nios_clock_in. No files generated.
Info: Finished: Generate IP Core Documentation
