#include "aten_ipex_bridge.h"

#include <map>
#include <string>
#include <vector>

#include <ATen/Tensor.h>
#include <c10/core/StorageImpl.h>
#include <c10/util/Exception.h>
#include <c10/util/UniqueVoidPtr.h>

#include "ipex_tensor_impl.h"
#include "ipex_sparse_tensor_impl.h"
#include "cpu/ShadeDataContext.h"
#include "utils.h"

namespace torch_ipex {
namespace bridge {

#define CHECK_TENSOR(a, b) \
  TORCH_INTERNAL_ASSERT(a.numel() == b.numel()); \
  TORCH_INTERNAL_ASSERT(a.dtype() == b.dtype()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->sizes() == b.unsafeGetTensorImpl()->sizes()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->dtype() == b.unsafeGetTensorImpl()->dtype()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->is_contiguous() == b.unsafeGetTensorImpl()->is_contiguous()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->is_contiguous(at::MemoryFormat::ChannelsLast) == b.unsafeGetTensorImpl()->is_contiguous(at::MemoryFormat::ChannelsLast)); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->is_strides_like_channels_last() == b.unsafeGetTensorImpl()->is_strides_like_channels_last()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->is_non_overlapping_and_dense() == b.unsafeGetTensorImpl()->is_non_overlapping_and_dense()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->is_wrapped_number() == b.unsafeGetTensorImpl()->is_wrapped_number()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->version_counter().current_version() == b.unsafeGetTensorImpl()->version_counter().current_version()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->allow_tensor_metadata_change() == b.unsafeGetTensorImpl()->allow_tensor_metadata_change())

#define CHECK_TENSOR_CRITICAL(a, b, may_alias) \
  TORCH_INTERNAL_ASSERT(!may_alias || a.data_ptr() == b.data_ptr()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->strides() == b.unsafeGetTensorImpl()->strides()); \
  TORCH_INTERNAL_ASSERT(a.unsafeGetTensorImpl()->storage_offset() == b.unsafeGetTensorImpl()->storage_offset()); \
  CHECK_TENSOR(a, b)

#define CHECK_SPARSE_TENSOR_CRITICAL(a, b, may_alias) \
  TORCH_INTERNAL_ASSERT(!may_alias || a._indices().data_ptr() == b._indices().data_ptr()); \
  TORCH_INTERNAL_ASSERT(!may_alias || a._values().data_ptr() == b._values().data_ptr()); \
  TORCH_INTERNAL_ASSERT(a.sparse_dim() == b.sparse_dim()); \
  TORCH_INTERNAL_ASSERT(a.dense_dim() == b.dense_dim()); \
  TORCH_INTERNAL_ASSERT(a._nnz() == b._nnz()); \
  TORCH_INTERNAL_ASSERT(a.is_coalesced() == b.is_coalesced()); \
  CHECK_TENSOR(a._indices(), b._indices()); \
  CHECK_TENSOR(a._values(), b._values())


at::Tensor shallowFallbackToCPUTensorImpl(const at::Tensor& ipexTensor);


void attachShadeDataConext(const at::Tensor& tensor) {
  auto tensor_storage_impl = tensor.storage().unsafeGetStorageImpl();
  auto& data_ptr = tensor_storage_impl->data_ptr();
  // [NOTE]: We assume the real data of storage should be as same as its context.
  //         Then we use the assumption to check if current tensor has contained
  //         shade data context.
  if (data_ptr.get() != data_ptr.get_context()) {
    return;
  }
  auto cur_del_fn = data_ptr.get_deleter();
  bool res = data_ptr.compare_exchange_deleter(cur_del_fn, &(c10::detail::deleteNothing));
  TORCH_INTERNAL_ASSERT(res);
  // Make sure that does not triger free resource for set_ptr
  cpu::ShadeDataContext *shade_data_context = cpu::ShadeDataContext::allocShadeDataContext();
  shade_data_context->cpu_raw_data = data_ptr.get();
  shade_data_context->cpu_del_run = cur_del_fn;
  shade_data_context->data_type = cpu::SHADE_DATA_TYPE::CPU_RAW;
  c10::DataPtr shade_data_ptr(
    data_ptr.get(),
    shade_data_context,
    cpu::ShadeDataContext::freeShadeDataContext,
    tensor.device().type());
  tensor.unsafeGetTensorImpl()->storage().set_data_ptr(std::move(shade_data_ptr));
}


// Fallback DPCPP tensor to CPU Tensor.
// It will allocate new memory buffer and then duplicate the DPCPP tensor buffer to create new CPU Tensor
at::Tensor fallbackToCPUTensor(const at::Tensor& ipexTensor) {
  TORCH_INTERNAL_ASSERT(ipexTensor.defined());
  TORCH_INTERNAL_ASSERT(!ipexTensor.is_sparse());
  TORCH_INTERNAL_ASSERT(ipexTensor.is_contiguous());
  TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kStrided);
  TORCH_INTERNAL_ASSERT(ipexTensor.device().type() == at::DeviceType::DPCPP);
  if (ipexTensor.device().is_cpu())
    return ipexTensor;

  if (ipexTensor.device().type() != at::DeviceType::DPCPP) {
    assert(false);
  }

  auto* allocator = c10::GetAllocator(c10::DeviceType::CPU);
  int64_t nelements = ipexTensor.numel();
  auto dtype = ipexTensor.dtype();
  int64_t data_size = nelements * dtype.itemsize();
  auto storage_impl = c10::make_intrusive<at::StorageImpl>(
    dtype,
    nelements,
    allocator->allocate(data_size),
    allocator,
    /*resizeable=*/true);
  memcpy(storage_impl->data(), ipexTensor.unsafeGetTensorImpl()->data(), data_size);

  auto _tensor =  at::detail::make_tensor<at::TensorImpl>(storage_impl, at::TensorTypeId::CPUTensorId);
  IPEXTensorImpl::CopyMetadata(_tensor.unsafeGetTensorImpl(), ipexTensor.unsafeGetTensorImpl());
  auto _tensor_sizes = ipexTensor.sizes();
  if (_tensor_sizes.size() != 1 || _tensor_sizes[0] != 0) {
    _tensor.unsafeGetTensorImpl()->set_sizes_contiguous(_tensor_sizes);
  }
  CHECK_TENSOR(_tensor, ipexTensor);
  return _tensor;
}


// Unpack CPU tensor from ipex tensor and return to caller directly
//at::Tensor shallowFallbackToCPUShadeTensor(const at::Tensor& ipexTensor) {
at::Tensor shallowFallbackToCPUTensor(const at::Tensor& ipexTensor) {
  if (!(ipexTensor.defined())) {
    return ipexTensor;
  }

  if (ipexTensor.device().is_cpu())
    return ipexTensor;

  // Brnach 1: Sparse Tensor
  if (ipexTensor.is_sparse()) {
    return shallowFallbackToCPUTensorImpl(ipexTensor);
  }

  // Branch 2: Dense Tensor
  
  // Branch 2.0: Dense + CPU Tensor + w/o context.
  // Supposing only Aten inplace op w/ Resize internally will run into this branch,
  // since new DataPtr has replaced orignal one, then DPCPP tensor loses context info.
  // e.g. Sparse add_()
  void *data_ptr = ipexTensor.unsafeGetTensorImpl()->storage().data_ptr().get();
  void *data_ctx = ipexTensor.unsafeGetTensorImpl()->storage().data_ptr().get_context();
  if (data_ptr == data_ctx) {
    return shallowFallbackToCPUTensorImpl(ipexTensor);
  }

  TORCH_INTERNAL_ASSERT(data_ctx != nullptr);
  cpu::ShadeDataContext *shade_data_context = (cpu::ShadeDataContext*)data_ctx;
  // Branch 2.1: Dense + Dil Tensor
  if (cpu::ShadeDataContext::isDilTensor(ipexTensor)) {
    // All aten::tensor with dnnl::tensor should be contiguous
    TORCH_INTERNAL_ASSERT(ipexTensor.is_contiguous());
    TORCH_INTERNAL_ASSERT(! (shade_data_context->dil_tensor.is_empty()));
    dil::tensor &dil_tensor = shade_data_context->dil_tensor;
    if (dil_tensor.is_public_format()) {
      shade_data_context->data_type = cpu::SHADE_DATA_TYPE::CPU_RAW;
      TORCH_INTERNAL_ASSERT(shade_data_context->cpu_raw_data == shade_data_context->dil_tensor.get());
      TORCH_INTERNAL_ASSERT(shade_data_context->cpu_raw_data != nullptr);
      TORCH_INTERNAL_ASSERT(shade_data_context->cpu_del_run != nullptr);
    } else {
      auto dims = dil_tensor.get_dims();
      // NOTE: int32_t dims from ideep::tensor but sizes needs int64_t
      at::Tensor cpu_tensor = at::empty(
        std::vector<int64_t>(dims.begin(), dims.end()),
        ipexTensor.options().device(c10::kCPU).layout(c10::kStrided));
      TORCH_INTERNAL_ASSERT(cpu_tensor.scalar_type() == get_at_data_type(dil_tensor.get_data_type()));
      auto pub_tensor = dil_tensor.to_public(cpu_tensor.data_ptr(), dil_tensor.get_data_type());
      at::DataPtr& cpu_tensor_data_ptr = cpu_tensor.unsafeGetTensorImpl()->storage().unsafeGetStorageImpl()->data_ptr();
      ipexTensor.unsafeGetTensorImpl()->storage().set_data_ptr(std::move(cpu_tensor_data_ptr));
      // The tensor has been reset to new DataPtr, then we need to attach new shade data context.
      attachShadeDataConext(ipexTensor);
      ipexTensor.as_strided_(dims, pub_tensor.get_strides());
      TORCH_INTERNAL_ASSERT(ipexTensor.is_contiguous());
    }
  }

  // Branch 2.2: Dense + CPU Tensor
  return shallowFallbackToCPUTensorImpl(ipexTensor);
}


// Fallback CPU tensor to DPCPP Tensor with shallow copy
// It will create an new CPU tensor but shares DPCPP tensor buffer
at::Tensor shallowFallbackToCPUTensorImpl(const at::Tensor& ipexTensor) {
  if (!(ipexTensor.defined())) {
    return ipexTensor;
  }

  if (ipexTensor.device().is_cpu())
    return ipexTensor;

  if (ipexTensor.is_sparse()) {
    TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kSparse);
    // [NOTE]: Use _indices and _values interfaces to bypass non-coalesced check
    TORCH_INTERNAL_ASSERT(ipexTensor._indices().layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(ipexTensor._values().layout() == c10::kStrided);

    auto&& cpu_indices = shallowFallbackToCPUTensorImpl(ipexTensor._indices());
    auto&& cpu_values = shallowFallbackToCPUTensorImpl(ipexTensor._values());
    // Create cpu sparse tensor and copy meta data from ipex cpu sparse tensor
    auto _tensor = at::detail::make_tensor<IPEXSparseTensorImpl>(
      at::TensorTypeSet(at::TensorTypeId::SparseCPUTensorId), ipexTensor.dtype());
    auto cpu_sparse_impl = IPEXSparseTensorImpl::get_ipex_sparse_impl(_tensor);
    auto ipex_sparse_impl = IPEXSparseTensorImpl::get_ipex_sparse_impl(ipexTensor);
    cpu_sparse_impl->copy_meta_info(ipex_sparse_impl);
    // Copy indices and values
    cpu_sparse_impl->copy_indices_and_values(cpu_indices, cpu_values);
    CHECK_SPARSE_TENSOR_CRITICAL(_tensor, ipexTensor, true);
    return _tensor;
  } else {
    auto *ipex_tensor_impl = ipexTensor.unsafeGetTensorImpl();
    TORCH_INTERNAL_ASSERT(ipex_tensor_impl != nullptr);
    TORCH_INTERNAL_ASSERT(ipex_tensor_impl->has_storage());
    TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kStrided);
    auto ipex_tensor_storage = ipex_tensor_impl->storage().unsafeGetStorageImpl();
    ipex_tensor_storage->data_ptr().unsafe_set_device(c10::Device(at::DeviceType::CPU));
    auto _tensor = at::detail::make_tensor<IPEXTensorImpl>(ipexTensor.storage(), at::TensorTypeId::CPUTensorId);
    IPEXTensorImpl* cur_ipex_impl = (IPEXTensorImpl *)_tensor.unsafeGetTensorImpl();
    cur_ipex_impl->copy_meta_info(ipexTensor.unsafeGetTensorImpl());
    CHECK_TENSOR_CRITICAL(_tensor, ipexTensor, true);
    // TODO: Cannot reserved_
    //       dest_impl->reserved_ = src_impl->reserved_;
    return _tensor;
  }
}


// Upgrade CPU tensor to DPCPP Tensor.
// It will allocate new memory buffer and then duplicate the CPU tensor buffer to create new DPCPP Tensor
at::Tensor upgradeToDPCPPTensor(const at::Tensor& cpuTensor) {
  TORCH_INTERNAL_ASSERT(cpuTensor.defined());
  TORCH_INTERNAL_ASSERT(!cpuTensor.is_sparse());
  TORCH_INTERNAL_ASSERT(cpuTensor.is_contiguous());
  TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kStrided);
  TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);
  if (cpuTensor.device().type() == at::DeviceType::DPCPP) {
    return cpuTensor;
  }

  auto* allocator = c10::GetAllocator(c10::DeviceType::DPCPP);
  int64_t nelements = cpuTensor.numel();
  auto dtype = cpuTensor.dtype();
  int64_t data_size = nelements * dtype.itemsize();
  auto storage_impl = c10::make_intrusive<at::StorageImpl>(
    dtype,
    nelements,
    allocator->allocate(data_size),
    allocator,
    /*resizeable=*/true);
  memcpy(storage_impl->data(), cpuTensor.unsafeGetTensorImpl()->data(), data_size);
  auto&& _tensor = at::detail::make_tensor<IPEXTensorImpl>(storage_impl, at::TensorTypeId::DPCPPTensorId);
  auto _tensor_sizes = cpuTensor.sizes();
  if (_tensor_sizes.size() != 1 || _tensor_sizes[0] != 0) {
    _tensor.unsafeGetTensorImpl()->set_sizes_contiguous(_tensor_sizes);
  }
  IPEXTensorImpl::CopyMetadata(_tensor.unsafeGetTensorImpl(), cpuTensor.unsafeGetTensorImpl());
  CHECK_TENSOR(_tensor, cpuTensor);
  return _tensor;
}

at::Tensor shallowUpgradeToDPCPPShadeTensor(const at::Tensor& cpuTensor) {
  if (!(cpuTensor.defined())) {
    return at::Tensor();
  }
  TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);
  if (cpuTensor.is_sparse()) shallowUpgradeToDPCPPTensor(cpuTensor);

  auto cpu_storage_impl = cpuTensor.storage().unsafeGetStorageImpl();
  auto& data_ptr = cpu_storage_impl->data_ptr();
  auto cur_del_fn = data_ptr.get_deleter();
  bool res = data_ptr.compare_exchange_deleter(cur_del_fn, &(c10::detail::deleteNothing));
  TORCH_INTERNAL_ASSERT(res);
  // Make sure that does not triger free resource for set_ptr
  cpu::ShadeDataContext *shade_data_context = cpu::ShadeDataContext::allocShadeDataContext();
  shade_data_context->cpu_raw_data = data_ptr.get();
  shade_data_context->cpu_del_run = cur_del_fn;
  shade_data_context->data_type = cpu::SHADE_DATA_TYPE::CPU_RAW;
  c10::DataPtr shade_data_ptr(
    data_ptr.get(),
    shade_data_context,
    cpu::ShadeDataContext::freeShadeDataContext,
    at::DeviceType::CPU);
  cpuTensor.unsafeGetTensorImpl()->storage().set_data_ptr(std::move(shade_data_ptr));
  return shallowUpgradeToDPCPPTensor(cpuTensor);
}

// Upgrade CPU tensor to DPCPP Tensor with shallow copy
// It will create an new DPCPP tensor but shares CPU tensor buffer
// [NOTE]: Device info of Dense CPU tensor is polluted.
at::Tensor shallowUpgradeToDPCPPTensor(const at::Tensor& cpuTensor) {
  if (!(cpuTensor.defined())) {
    return at::Tensor();
  }

  TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);
  if (cpuTensor.is_sparse()) {
    TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kSparse);
    // [NOTE]: Use _indices and _values interfaces to bypass non-coalesced check
    TORCH_INTERNAL_ASSERT(cpuTensor._indices().layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(cpuTensor._values().layout() == c10::kStrided);
    auto&& ipex_indices = shallowUpgradeToDPCPPTensor(cpuTensor._indices());
    auto&& ipex_values = shallowUpgradeToDPCPPTensor(cpuTensor._values());
    // Create ipex sparse tensor and copy meta data from cpu sparse tensor
    auto _tensor = at::detail::make_tensor<IPEXSparseTensorImpl>(
        at::TensorTypeSet(at::TensorTypeId::SparseDPCPPTensorId), cpuTensor.dtype());
    auto ipex_sparse_impl = IPEXSparseTensorImpl::get_ipex_sparse_impl(_tensor);
    auto cpu_sparse_impl = at::sparse::get_sparse_impl(cpuTensor);
    ipex_sparse_impl->copy_meta_info(cpu_sparse_impl);
    // Copy indices and values
    ipex_sparse_impl->copy_indices_and_values(ipex_indices, ipex_values);
    CHECK_SPARSE_TENSOR_CRITICAL(_tensor, cpuTensor, true);
    return _tensor;
  } else {
    auto *cpu_tensor_impl = cpuTensor.unsafeGetTensorImpl();
    TORCH_INTERNAL_ASSERT(cpu_tensor_impl != nullptr);
    TORCH_INTERNAL_ASSERT(cpu_tensor_impl->has_storage());
    TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kStrided);

    auto cpu_storage = cpu_tensor_impl->storage().unsafeGetStorageImpl();
    // [NOTE]: If the deleter of DPCPP::CPU is different form CPU deleter, we need to call
    //         compare_exchange_deleter of DataPtr to update deleter
    cpu_storage->data_ptr().unsafe_set_device(c10::Device(at::DeviceType::DPCPP));
    auto _tensor =  at::detail::make_tensor<IPEXTensorImpl>(cpuTensor.storage(), at::TensorTypeId::DPCPPTensorId);
    TORCH_INTERNAL_ASSERT(_tensor.device().type() == at::DeviceType::DPCPP);
    IPEXTensorImpl* ipex_impl = (IPEXTensorImpl *)_tensor.unsafeGetTensorImpl();
    ipex_impl->copy_meta_info(cpu_tensor_impl);
    CHECK_TENSOR_CRITICAL(_tensor, cpuTensor, true);
    //TODO: Cannot set reserved_ 
    //      dest_impl->reserved_ = src_impl->reserved_;
    attachShadeDataConext(_tensor);
    return _tensor;
  }
}


at::Tensor shallowUpgradeToDPCPPTensorA(const at::Tensor& ipexTensor, const at::Tensor& cpuTensor) {
  TORCH_INTERNAL_ASSERT(ipexTensor.defined());
  TORCH_INTERNAL_ASSERT(cpuTensor.defined());
  TORCH_INTERNAL_ASSERT(!ipexTensor.is_sparse());
  TORCH_INTERNAL_ASSERT(!cpuTensor.is_sparse());
  TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kStrided);
  TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kStrided);
  TORCH_INTERNAL_ASSERT(ipexTensor.device().type() == at::DeviceType::DPCPP);

  ipexTensor.unsafeGetTensorImpl()->storage().unsafeGetStorageImpl()->data_ptr().unsafe_set_device(c10::Device(at::DeviceType::DPCPP));

  TORCH_INTERNAL_ASSERT(ipexTensor.storage().device_type() == at::DeviceType::DPCPP);
  TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);

  // The ipexTensor and cpuTensor shares same storage.
  TORCH_INTERNAL_ASSERT(cpuTensor.storage().device_type() == at::DeviceType::DPCPP);
  TORCH_INTERNAL_ASSERT(ipexTensor.storage().data() == cpuTensor.storage().data());

  auto _tensor = at::detail::make_tensor<IPEXTensorImpl>(at::Storage(ipexTensor.storage()), at::TensorTypeId::DPCPPTensorId);
  TORCH_INTERNAL_ASSERT(_tensor.device().type() == at::DeviceType::DPCPP);
  IPEXTensorImpl* ipex_impl = (IPEXTensorImpl *)_tensor.unsafeGetTensorImpl();
  ipex_impl->copy_meta_info(cpuTensor.unsafeGetTensorImpl());
  CHECK_TENSOR_CRITICAL(_tensor, cpuTensor, true);

  attachShadeDataConext(_tensor);
  return _tensor;
}


// Upgrade CPU tensor to DPCPP Tensor with shallow copy
// It will not create an new DPCPP tensor but shares CPU tensor buffer
at::Tensor& shallowUpgradeToDPCPPTensorAW(at::Tensor& ipexTensor, at::Tensor& cpuTensor) {
  TORCH_INTERNAL_ASSERT(ipexTensor.defined());
  TORCH_INTERNAL_ASSERT(cpuTensor.defined());

  // The dispatch priority of DPCPPTensorId is higher than other CPU tensor ids. So if a tensor is CPU and
  // another tensor is DPCPP, it still will be disptached to DPCPP OPs.
  //   ex, a = tensor(1, device='dpcpp')), a.to('cpu')
  // The above code will call AtenIpexCPUDefault::copy_ and "self" parameter is cpu tensor and "src" parameter is dpcpp tensor.
  if (ipexTensor.device().type() == cpuTensor.device().type()) {
    TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);
    return ipexTensor;
  }

  TORCH_INTERNAL_ASSERT(cpuTensor.device().type() == at::DeviceType::CPU);
  TORCH_INTERNAL_ASSERT(ipexTensor.device().type() == at::DeviceType::DPCPP);

  if (ipexTensor.is_sparse()) {
    TORCH_INTERNAL_ASSERT(cpuTensor.is_sparse());
    TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kSparse);
    TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kSparse);
    // NOTICE:
    // In PyTorch, alias semantics is `may alias`, not `must alias`.
    // e.g. some sparse 'alias marked' ops are not alias actually,
    // so following data_ptr will be different for those cases.
    // TODO: whether nnz checking is enough or exact.
    auto may_alias = ipexTensor._nnz() == cpuTensor._nnz();

    auto&& ipex_indices = ipexTensor._indices();
    auto&& ipex_values = ipexTensor._values();
    auto&& cpu_indices = cpuTensor._indices();
    auto&& cpu_values = cpuTensor._values();
    if (!may_alias) {
      ipex_indices = shallowUpgradeToDPCPPTensor(cpu_indices);
      ipex_values = shallowUpgradeToDPCPPTensor(cpu_values);
    } else {
      ipex_indices = shallowUpgradeToDPCPPTensorAW(ipex_indices, cpu_indices);
      ipex_values = shallowUpgradeToDPCPPTensorAW(ipex_values, cpu_values);
    }
    auto ipex_sparse_impl = IPEXSparseTensorImpl::get_ipex_sparse_impl(ipexTensor);
    auto cpu_sparse_impl = at::sparse::get_sparse_impl(cpuTensor);
    ipex_sparse_impl->copy_meta_info(cpu_sparse_impl);
    ipex_sparse_impl->copy_indices_and_values(ipex_indices, ipex_values);
    CHECK_SPARSE_TENSOR_CRITICAL(ipexTensor, cpuTensor, may_alias);
    return ipexTensor;
  } else {
    TORCH_INTERNAL_ASSERT(!ipexTensor.is_sparse());
    TORCH_INTERNAL_ASSERT(!cpuTensor.is_sparse());
    TORCH_INTERNAL_ASSERT(ipexTensor.layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(cpuTensor.layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(ipexTensor.data_ptr() == cpuTensor.data_ptr());

    // NOTE: Cannot set storage data_ptr by set_data_ptr.
    //       set_data_ptr will release caller tensor's original data_ptr. It is wrong here because
    //       the ipexTensor and cpuTensor share same buffer here.
    //
    // [Wrong code]:
    //   void* tensor_raw_data = cpuTensor.unsafeGetTensorImpl()->storage().data();
    //   c10::DataPtr dpcpp_data_ptr(tensor_raw_data, at::DeviceType::DPCPP);
    //   ipexTensor.storage().set_data_ptr(std::move(dpcpp_data_ptr));
    //

    ipexTensor.unsafeGetTensorImpl()->storage().unsafeGetStorageImpl()->data_ptr().unsafe_set_device(c10::Device(at::DeviceType::DPCPP));

    IPEXTensorImpl* ipex_tensor_impl = (IPEXTensorImpl *)ipexTensor.unsafeGetTensorImpl();
    ipex_tensor_impl->copy_meta_info(cpuTensor.unsafeGetTensorImpl());
    CHECK_TENSOR_CRITICAL(ipexTensor, cpuTensor, true);
    attachShadeDataConext(ipexTensor);
    return ipexTensor;
  }
}


std::vector<at::Tensor> fallbackToCPUTensorList(const at::TensorList& tensor_list) {
  std::vector<at::Tensor> dpcpp_tensor_vec(tensor_list.size());
  for (size_t i = 0; i < tensor_list.size(); ++i) {
    const at::Tensor& tensor = tensor_list[i];
    TORCH_INTERNAL_ASSERT(tensor.defined());
    if (tensor.defined()) {
      dpcpp_tensor_vec[i] = fallbackToCPUTensor(tensor);
    }
  }
  return dpcpp_tensor_vec;
}


std::vector<at::Tensor> shallowFallbackToCPUTensorList(const at::TensorList& tensor_list) {
  std::vector<at::Tensor> dpcpp_tensor_vec(tensor_list.size());
  for (size_t i = 0; i < tensor_list.size(); ++i) {
    const at::Tensor& tensor = tensor_list[i];
    if (tensor.defined()) {
      dpcpp_tensor_vec[i] = shallowFallbackToCPUTensorImpl(tensor);
    }
  }
  return dpcpp_tensor_vec;
}


std::vector<at::Tensor> upgradeToDPCPPTensorVec(const std::vector<at::Tensor> &tensor_vec) {
  std::vector<at::Tensor> ret_dpcpp_tensor_vec;
  for (size_t i = 0; i < tensor_vec.size(); i++) {
    auto&& cur_tensor = tensor_vec[i];
    TORCH_INTERNAL_ASSERT(cur_tensor.defined());
    TORCH_INTERNAL_ASSERT(cur_tensor.layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(cur_tensor.is_contiguous());
    auto&& cur_dpcpp_tensor = upgradeToDPCPPTensor(cur_tensor);
    ret_dpcpp_tensor_vec.push_back(cur_dpcpp_tensor);
  }
  return ret_dpcpp_tensor_vec;
}


std::vector<at::Tensor> shallowUpgradeToDPCPPTensorVec(const std::vector<at::Tensor> &tensor_vec) {
  std::vector<at::Tensor> ret_dpcpp_tensor_vec;
  for (size_t i = 0; i < tensor_vec.size(); i++) {
    auto&& cur_tensor = tensor_vec[i];
    TORCH_INTERNAL_ASSERT(cur_tensor.defined());
    TORCH_INTERNAL_ASSERT(cur_tensor.layout() == c10::kStrided);
    TORCH_INTERNAL_ASSERT(cur_tensor.is_contiguous());
    auto&& cur_dpcpp_tensor = shallowUpgradeToDPCPPTensor(cur_tensor);
    ret_dpcpp_tensor_vec.push_back(cur_dpcpp_tensor);
  }
  return ret_dpcpp_tensor_vec;
}

}  // namespace bridge
}  // namespace torch_ipex
