##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for AD_konverter_IntClock
		4.2::Critical Path Report for Counter_Clock
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for PWM_Clock
		4.5::Critical Path Report for Speed_Clock
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Sample_Clock(routed):R vs. AD_konverter_IntClock:R)
		5.2::Critical Path Report for (Sample_Clock(routed):F vs. AD_konverter_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Counter_Clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. AD_konverter_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
		5.8::Critical Path Report for (AD_konverter_IntClock:R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (AD_konverter_IntClock:R vs. AD_konverter_IntClock:R)
		5.10::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.11::Critical Path Report for (Speed_Clock:R vs. Counter_Clock:R)
		5.12::Critical Path Report for (Speed_Clock:R vs. Speed_Clock:R)
		5.13::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: AD_konverter_IntClock          | Frequency: 20.47 MHz  | Target: 1.26 MHz   | 
Clock: AD_konverter_IntClock(routed)  | N/A                   | Target: 1.26 MHz   | 
Clock: Counter_Clock                  | Frequency: 31.38 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 31.38 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Log_Clock                      | N/A                   | Target: 0.00 MHz   | 
Clock: Log_Clock(routed)              | N/A                   | Target: 0.00 MHz   | 
Clock: PWM_Clock                      | Frequency: 90.38 MHz  | Target: 6.00 MHz   | 
Clock: Regulation_Clock               | N/A                   | Target: 0.00 MHz   | 
Clock: Regulation_Clock(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: Sample_Clock                   | N/A                   | Target: 0.02 MHz   | 
Clock: Sample_Clock(routed)           | N/A                   | Target: 0.02 MHz   | 
Clock: Speed_Clock                    | Frequency: 35.70 MHz  | Target: 0.10 MHz   | 
Clock: UART_IntClock                  | Frequency: 52.18 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
AD_konverter_IntClock  AD_konverter_IntClock  791667           742816      N/A              N/A         N/A              N/A         N/A              N/A         
AD_konverter_IntClock  CyBUS_CLK              41666.7          30720       N/A              N/A         N/A              N/A         N/A              N/A         
Counter_Clock          Counter_Clock          41666.7          13674       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              AD_konverter_IntClock  41666.7          34314       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Counter_Clock          41666.7          9798        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          30871       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_IntClock          41666.7          22501       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock              PWM_Clock              166667           155603      N/A              N/A         N/A              N/A         N/A              N/A         
Sample_Clock(routed)   AD_konverter_IntClock  41666.7          30083       N/A              N/A         N/A              N/A         41666.7          30083       
Speed_Clock            Counter_Clock          41666.7          13655       N/A              N/A         N/A              N/A         N/A              N/A         
Speed_Clock            Speed_Clock            1e+007           9981576     N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock          UART_IntClock          2.16667e+006     2148360     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
PWM_Out(0)_PAD  26123         PWM_Clock:R       
Tx(0)_PAD       31049         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for AD_konverter_IntClock
***************************************************
Clock: AD_konverter_IntClock
Frequency: 20.47 MHz | Target: 1.26 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell40  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Counter_Clock
*******************************************
Clock: Counter_Clock
Frequency: 31.38 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27638
-------------------------------------   ----- 
End-of-path arrival time (ps)           27638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27638   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27638   9798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 31.38 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27638
-------------------------------------   ----- 
End-of-path arrival time (ps)           27638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27638   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27638   9798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 90.38 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Regulering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 155603p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/main_1          macrocell12     2609   4899  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/q               macrocell12     3350   8249  155603  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10564  155603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/clock               statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Speed_Clock
*****************************************
Clock: Speed_Clock
Frequency: 35.70 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                           37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23781
-------------------------------------   ----- 
End-of-path arrival time (ps)           23781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   5145  12051  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  17181  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  17181  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20481  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20481  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23781  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23781  13655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 52.18 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1         2030   2030  22501  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell9      4687   6717  22501  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10067  22501  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5629  15695  22501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Sample_Clock(routed):R vs. AD_konverter_IntClock:R)
**********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_5
Path End       : \AD_konverter:bSAR_SEQ:soc_in\/main_1
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_in\/clock_0
Path slack     : 30083p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sample_Clock(routed):R#7 vs. AD_konverter_IntClock:R#379)   -750000
- Setup time                                                                  -3510
-------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              -753510

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_5                      clockblockcell      0      0   COMP  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/main_1  macrocell92      8073   8073  30083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1


5.2::Critical Path Report for (Sample_Clock(routed):F vs. AD_konverter_IntClock:R)
**********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_5
Path End       : \AD_konverter:bSAR_SEQ:soc_in\/main_1
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_in\/clock_0
Path slack     : 30083p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Sample_Clock(routed):F#16 vs. AD_konverter_IntClock:R#980)   25041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               25038157

Launch Clock Arrival Time                   25000000
+ Clock path delay                             0
+ Data path delay                           8073
-------------------------------------   -------- 
End-of-path arrival time (ps)           25008073
 
Data path
pin name                               model name      delay        AT  slack  edge  Fanout
-------------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_5                      clockblockcell      0  25000000   COMP  FALL       1
\AD_konverter:bSAR_SEQ:soc_in\/main_1  macrocell92      8073  25008073  30083  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:Sync:genblk1[0]:INST\/out
Path End       : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30871  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell90   6265   7285  30871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Counter_Clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27638
-------------------------------------   ----- 
End-of-path arrival time (ps)           27638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27638   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27638   9798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. AD_konverter_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_688/main_0
Capture Clock  : Net_688/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#19 vs. AD_konverter_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell90   1250   1250  34314  RISE       1
Net_688/main_0                             macrocell89   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1         2030   2030  22501  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell9      4687   6717  22501  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10067  22501  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5629  15695  22501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:prevCapture\/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13674p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23762
-------------------------------------   ----- 
End-of-path arrival time (ps)           23762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCapture\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:prevCapture\/q                macrocell116    1250   1250  13674  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_0             macrocell13     2288   3538  13674  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6888  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   5145  12032  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  17162  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  17162  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20462  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20462  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23762  13674  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23762  13674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (AD_konverter_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_688/q
Path End       : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30720p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_688/q                                       macrocell89   1250   1250  30720  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell90   6187   7437  30720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1


5.9::Critical Path Report for (AD_konverter_IntClock:R vs. AD_konverter_IntClock:R)
***********************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell40  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1


5.10::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12117
-------------------------------------   ----- 
End-of-path arrival time (ps)           12117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell98     1250   1250  2148360  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      4602   5852  2148360  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   9202  2148360  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2915  12117  2148360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.11::Critical Path Report for (Speed_Clock:R vs. Counter_Clock:R)
******************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                           37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23781
-------------------------------------   ----- 
End-of-path arrival time (ps)           23781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   5145  12051  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  17181  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  17181  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20481  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20481  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23781  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23781  13655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


5.12::Critical Path Report for (Speed_Clock:R vs. Speed_Clock:R)
****************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9981576p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q         macrocell120     1250   1250  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    7814   9064  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  14194  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  14194  9981576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


5.13::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Regulering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 155603p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/main_1          macrocell12     2609   4899  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/q               macrocell12     3350   8249  155603  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10564  155603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/clock               statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27638
-------------------------------------   ----- 
End-of-path arrival time (ps)           27638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27638   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27638   9798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 13098p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24338
-------------------------------------   ----- 
End-of-path arrival time (ps)           24338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  24338   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  24338  13098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 16398p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21038   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21038  16398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 17913p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17564
-------------------------------------   ----- 
End-of-path arrival time (ps)           17564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   4917  17564  17913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 18651p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16826
-------------------------------------   ----- 
End-of-path arrival time (ps)           16826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   4178  16826  18651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 18830p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16646
-------------------------------------   ----- 
End-of-path arrival time (ps)           16646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3999  16646  18830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 19568p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15908
-------------------------------------   ----- 
End-of-path arrival time (ps)           15908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                         iocell7         2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/main_0          macrocell16     6612   9297   9798  RISE       1
\Counter_Speed:CounterUDB:count_enable\/q               macrocell16     3350  12647   9798  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3261  15908  19568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1         2030   2030  22501  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell9      4687   6717  22501  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10067  22501  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5629  15695  22501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22506p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12971
-------------------------------------   ----- 
End-of-path arrival time (ps)           12971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   6064  12971  22506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 22679p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   5892  12798  22679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 23425p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   5145  12051  23425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23568p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17598
-------------------------------------   ----- 
End-of-path arrival time (ps)           17598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   1370   1370  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   1370  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1200   2570  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   2570  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1200   3770  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   3770  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2260   6030  23568  RISE       1
\Counter_Speed:CounterUDB:status_0\/main_4             macrocell14     5340  11370  23568  RISE       1
\Counter_Speed:CounterUDB:status_0\/q                  macrocell14     3350  14720  23568  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2878  17598  23568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 23598p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                              macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1             macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                  macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   4972  11879  23598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24425p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16742
-------------------------------------   ----- 
End-of-path arrival time (ps)           16742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  24425  RISE       1
\Counter_Speed:CounterUDB:status_2\/main_0             macrocell15     3103   9033  24425  RISE       1
\Counter_Speed:CounterUDB:status_2\/q                  macrocell15     3350  12383  24425  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4    4359  16742  24425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25566p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -3130
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12971
-------------------------------------   ----- 
End-of-path arrival time (ps)           12971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                            macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1           macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell6   6064  12971  25566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 25739p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -3130
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                            macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1           macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell8   5892  12798  25739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Counter_Speed:CounterUDB:prevCompare\/main_4
Capture Clock  : \Counter_Speed:CounterUDB:prevCompare\/clock_0
Path slack     : 26217p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11940
-------------------------------------   ----- 
End-of-path arrival time (ps)           11940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   1370   1370  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   1370  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1200   2570  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   2570  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1200   3770  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   3770  23568  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2260   6030  23568  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/main_4          macrocell118    5910  11940  26217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/clock_0             macrocell118        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 26485p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -3130
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                            macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1           macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell5   5145  12051  26485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26658p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -3130
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1630/q                                            macrocell123    1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1           macrocell13     2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q                macrocell13     3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell7   4972  11879  26658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Speed:CounterUDB:prevCompare\/main_3
Capture Clock  : \Counter_Speed:CounterUDB:prevCompare\/clock_0
Path slack     : 27136p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  23932  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  23932  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/main_3          macrocell118    4590  11020  27136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/clock_0             macrocell118        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28044p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1630/q                                          macrocell123   1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/main_1         macrocell13    2306   3556  13655  RISE       1
\Counter_Speed:CounterUDB:hwCapture\/q              macrocell13    3350   6906  13655  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   6216  13123  28044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28530p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  28530  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  28530  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    6717  12637  28530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Speed(0)/fb
Path End       : \Counter_Speed:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Speed:CounterUDB:count_stored_i\/clock_0
Path slack     : 28839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9318
-------------------------------------   ---- 
End-of-path arrival time (ps)           9318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Speed(0)/in_clock                                       iocell7             0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Pin_Speed(0)/fb                                   iocell7        2685   2685   9798  RISE       1
\Counter_Speed:CounterUDB:count_stored_i\/main_0  macrocell119   6633   9318  28839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:count_stored_i\/clock_0          macrocell119        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Speed:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Speed:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  24425  RISE       1
\Counter_Speed:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  24425  RISE       1
\Counter_Speed:CounterUDB:overflow_reg_i\/main_0       macrocell117    3091   9021  29135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:overflow_reg_i\/clock_0          macrocell117        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_5
Path End       : \AD_konverter:bSAR_SEQ:soc_in\/main_1
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_in\/clock_0
Path slack     : 30083p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sample_Clock(routed):R#7 vs. AD_konverter_IntClock:R#379)   -750000
- Setup time                                                                  -3510
-------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              -753510

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_5                      clockblockcell      0      0   COMP  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/main_1  macrocell92      8073   8073  30083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_5
Path End       : \AD_konverter:bSAR_SEQ:soc_reg\/main_0
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_reg\/clock_0
Path slack     : 30083p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Sample_Clock(routed):R#7 vs. AD_konverter_IntClock:R#379)   -750000
- Setup time                                                                  -3510
-------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              -753510

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_5                       clockblockcell      0      0   COMP  RISE       1
\AD_konverter:bSAR_SEQ:soc_reg\/main_0  macrocell94      8073   8073  30083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                        iocell1        2030   2030  22501  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell102   5764   7794  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell1        2030   2030  22501  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell110   5764   7794  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30371p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                        iocell1        2030   2030  22501  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell105   5756   7786  30371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30371p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                     iocell1        2030   2030  22501  RISE       1
\UART:BUART:rx_last\/main_0  macrocell111   5756   7786  30371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell111        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_688/q
Path End       : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30720p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_688/q                                       macrocell89   1250   1250  30720  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell90   6187   7437  30720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:Sync:genblk1[0]:INST\/out
Path End       : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30871  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell90   6265   7285  30871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31440p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell1        2030   2030  22501  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell108   4687   6717  31440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31440p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell1        2030   2030  22501  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell109   4687   6717  31440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_2
Path End       : \Counter_Speed:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Speed:CounterUDB:prevCompare\/clock_0
Path slack     : 34110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_2  controlcell3   1210   1210  30913  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/main_0          macrocell118   2837   4047  34110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/clock_0             macrocell118        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_0
Path End       : \Counter_Speed:CounterUDB:prevCompare\/main_2
Capture Clock  : \Counter_Speed:CounterUDB:prevCompare\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_0  controlcell3   1210   1210  30938  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/main_2          macrocell118   2802   4012  34145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/clock_0             macrocell118        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_1
Path End       : \Counter_Speed:CounterUDB:prevCompare\/main_1
Capture Clock  : \Counter_Speed:CounterUDB:prevCompare\/clock_0
Path slack     : 34151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Speed:CounterUDB:sCTRLReg:ctrlreg\/control_1  controlcell3   1210   1210  30937  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/main_1          macrocell118   2795   4005  34151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCompare\/clock_0             macrocell118        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_688/main_0
Capture Clock  : Net_688/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#19 vs. AD_konverter_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell90   1250   1250  34314  RISE       1
Net_688/main_0                             macrocell89   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \AD_konverter:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \AD_konverter:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#19 vs. AD_konverter_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell90   1250   1250  34314  RISE       1
\AD_konverter:bSAR_SEQ:nrq_reg\/main_0     macrocell91   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:nrq_reg\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell90   1250   1250  34319  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell90   2587   3837  34319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell90         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1630/q
Path End       : \Counter_Speed:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Speed:CounterUDB:prevCapture\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Speed_Clock:R#1 vs. Counter_Clock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1630/q                                     macrocell123   1250   1250  13655  RISE       1
\Counter_Speed:CounterUDB:prevCapture\/main_0  macrocell116   2306   3556  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Speed:CounterUDB:prevCapture\/clock_0             macrocell116        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Regulering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 155603p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/main_1          macrocell12     2609   4899  155603  RISE       1
\PWM_Regulering:PWMUDB:status_2\/q               macrocell12     3350   8249  155603  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  10564  155603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 155727p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  155603  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2589   4879  155727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 156405p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:runmode_enable\/clock_0             macrocell112        0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:runmode_enable\/q        macrocell112    1250   1250  156184  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2952   4202  156405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Regulering:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Regulering:PWMUDB:prevCompare1\/clock_0
Path slack     : 158338p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  158338  RISE       1
\PWM_Regulering:PWMUDB:prevCompare1\/main_0    macrocell113    2308   4818  158338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:prevCompare1\/clock_0               macrocell113        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Regulering:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Regulering:PWMUDB:status_0\/clock_0
Path slack     : 158338p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  158338  RISE       1
\PWM_Regulering:PWMUDB:status_0\/main_1        macrocell114    2308   4818  158338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:status_0\/clock_0                   macrocell114        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1095/main_1
Capture Clock  : Net_1095/clock_0
Path slack     : 158338p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  158338  RISE       1
Net_1095/main_1                                macrocell115    2308   4818  158338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1095/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:runmode_enable\/q
Path End       : Net_1095/main_0
Capture Clock  : Net_1095/clock_0
Path slack     : 158840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:runmode_enable\/clock_0             macrocell112        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:runmode_enable\/q  macrocell112   1250   1250  156184  RISE       1
Net_1095/main_0                           macrocell115   3067   4317  158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1095/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:prevCompare1\/q
Path End       : \PWM_Regulering:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Regulering:PWMUDB:status_0\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:prevCompare1\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:prevCompare1\/q   macrocell113   1250   1250  159600  RISE       1
\PWM_Regulering:PWMUDB:status_0\/main_0  macrocell114   2307   3557  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:status_0\/clock_0                   macrocell114        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Regulering:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Regulering:PWMUDB:runmode_enable\/clock_0
Path slack     : 159611p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  159611  RISE       1
\PWM_Regulering:PWMUDB:runmode_enable\/main_0      macrocell112   2336   3546  159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:runmode_enable\/clock_0             macrocell112        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Regulering:PWMUDB:status_0\/q
Path End       : \PWM_Regulering:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Regulering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 162592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:status_0\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Regulering:PWMUDB:status_0\/q               macrocell114   1250   1250  162592  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2324   3574  162592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Regulering:PWMUDB:genblk8:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell40  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell42  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell47  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 742816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45341
-------------------------------------   ----- 
End-of-path arrival time (ps)           45341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell64  24925  45341  742816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 743731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44425
-------------------------------------   ----- 
End-of-path arrival time (ps)           44425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell30  24010  44425  743731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 743731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44425
-------------------------------------   ----- 
End-of-path arrival time (ps)           44425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell38  24010  44425  743731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 743731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44425
-------------------------------------   ----- 
End-of-path arrival time (ps)           44425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell55  24010  44425  743731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 743858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44299
-------------------------------------   ----- 
End-of-path arrival time (ps)           44299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell60  23884  44299  743858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 744167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43990
-------------------------------------   ----- 
End-of-path arrival time (ps)           43990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell37  23575  43990  744167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 744167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43990
-------------------------------------   ----- 
End-of-path arrival time (ps)           43990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell65  23575  43990  744167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 744167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43990
-------------------------------------   ----- 
End-of-path arrival time (ps)           43990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell82  23575  43990  744167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 744187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43970
-------------------------------------   ----- 
End-of-path arrival time (ps)           43970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell34  23555  43970  744187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 744187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43970
-------------------------------------   ----- 
End-of-path arrival time (ps)           43970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell79  23555  43970  744187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 744260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43896
-------------------------------------   ----- 
End-of-path arrival time (ps)           43896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell36  23481  43896  744260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 744676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43481
-------------------------------------   ----- 
End-of-path arrival time (ps)           43481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell25  23066  43481  744676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 744676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43481
-------------------------------------   ----- 
End-of-path arrival time (ps)           43481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell28  23066  43481  744676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 745196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42961
-------------------------------------   ----- 
End-of-path arrival time (ps)           42961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell26  22546  42961  745196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 745196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42961
-------------------------------------   ----- 
End-of-path arrival time (ps)           42961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell27  22546  42961  745196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 745196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42961
-------------------------------------   ----- 
End-of-path arrival time (ps)           42961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell77  22546  42961  745196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 745196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42961
-------------------------------------   ----- 
End-of-path arrival time (ps)           42961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell86  22546  42961  745196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 749031p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39125
-------------------------------------   ----- 
End-of-path arrival time (ps)           39125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell57  18710  39125  749031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 749031p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39125
-------------------------------------   ----- 
End-of-path arrival time (ps)           39125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell68  18710  39125  749031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 749094p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39062
-------------------------------------   ----- 
End-of-path arrival time (ps)           39062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell31  18647  39062  749094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 749094p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39062
-------------------------------------   ----- 
End-of-path arrival time (ps)           39062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell54  18647  39062  749094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 749094p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39062
-------------------------------------   ----- 
End-of-path arrival time (ps)           39062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell58  18647  39062  749094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 750469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37687
-------------------------------------   ----- 
End-of-path arrival time (ps)           37687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell45  17272  37687  750469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 751761p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36396
-------------------------------------   ----- 
End-of-path arrival time (ps)           36396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell32  15981  36396  751761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 751761p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36396
-------------------------------------   ----- 
End-of-path arrival time (ps)           36396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell72  15981  36396  751761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 751761p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36396
-------------------------------------   ----- 
End-of-path arrival time (ps)           36396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell75  15981  36396  751761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 752147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36010
-------------------------------------   ----- 
End-of-path arrival time (ps)           36010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell35  15594  36010  752147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 752147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36010
-------------------------------------   ----- 
End-of-path arrival time (ps)           36010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell62  15594  36010  752147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 752147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36010
-------------------------------------   ----- 
End-of-path arrival time (ps)           36010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell67  15594  36010  752147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 752790p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35366
-------------------------------------   ----- 
End-of-path arrival time (ps)           35366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell29  14951  35366  752790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 752790p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35366
-------------------------------------   ----- 
End-of-path arrival time (ps)           35366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell66  14951  35366  752790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 752799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35357
-------------------------------------   ----- 
End-of-path arrival time (ps)           35357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell39  14942  35357  752799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 752799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35357
-------------------------------------   ----- 
End-of-path arrival time (ps)           35357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell41  14942  35357  752799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 752799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35357
-------------------------------------   ----- 
End-of-path arrival time (ps)           35357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell44  14942  35357  752799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 753886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34271
-------------------------------------   ----- 
End-of-path arrival time (ps)           34271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell53  13856  34271  753886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 753886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34271
-------------------------------------   ----- 
End-of-path arrival time (ps)           34271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell83  13856  34271  753886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 753890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34267
-------------------------------------   ----- 
End-of-path arrival time (ps)           34267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell61  13852  34267  753890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 753890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34267
-------------------------------------   ----- 
End-of-path arrival time (ps)           34267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell85  13852  34267  753890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 754073p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34084
-------------------------------------   ----- 
End-of-path arrival time (ps)           34084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell74  13669  34084  754073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 755071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33086
-------------------------------------   ----- 
End-of-path arrival time (ps)           33086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell33  12671  33086  755071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 755071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33086
-------------------------------------   ----- 
End-of-path arrival time (ps)           33086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell56  12671  33086  755071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 755071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33086
-------------------------------------   ----- 
End-of-path arrival time (ps)           33086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell87  12671  33086  755071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 758497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29660
-------------------------------------   ----- 
End-of-path arrival time (ps)           29660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell46   9245  29660  758497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 758497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29660
-------------------------------------   ----- 
End-of-path arrival time (ps)           29660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell49   9245  29660  758497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 758497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29660
-------------------------------------   ----- 
End-of-path arrival time (ps)           29660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell76   9245  29660  758497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 758497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29660
-------------------------------------   ----- 
End-of-path arrival time (ps)           29660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell88   9245  29660  758497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 758504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29653
-------------------------------------   ----- 
End-of-path arrival time (ps)           29653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell48   9238  29653  758504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 758504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29653
-------------------------------------   ----- 
End-of-path arrival time (ps)           29653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell63   9238  29653  758504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 758504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29653
-------------------------------------   ----- 
End-of-path arrival time (ps)           29653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell81   9238  29653  758504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 759485p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28672
-------------------------------------   ----- 
End-of-path arrival time (ps)           28672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell50   8257  28672  759485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 759485p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28672
-------------------------------------   ----- 
End-of-path arrival time (ps)           28672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell70   8257  28672  759485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 759498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28659
-------------------------------------   ----- 
End-of-path arrival time (ps)           28659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell59   8243  28659  759498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 759498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28659
-------------------------------------   ----- 
End-of-path arrival time (ps)           28659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell69   8243  28659  759498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 759498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28659
-------------------------------------   ----- 
End-of-path arrival time (ps)           28659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell78   8243  28659  759498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 759498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28659
-------------------------------------   ----- 
End-of-path arrival time (ps)           28659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell80   8243  28659  759498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 759598p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28559
-------------------------------------   ----- 
End-of-path arrival time (ps)           28559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell73   8144  28559  759598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 760648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27509
-------------------------------------   ----- 
End-of-path arrival time (ps)           27509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell59  26259  27509  760648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 760648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27509
-------------------------------------   ----- 
End-of-path arrival time (ps)           27509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell69  26259  27509  760648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 760648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27509
-------------------------------------   ----- 
End-of-path arrival time (ps)           27509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell78  26259  27509  760648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 760648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27509
-------------------------------------   ----- 
End-of-path arrival time (ps)           27509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell80  26259  27509  760648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 760667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27490
-------------------------------------   ----- 
End-of-path arrival time (ps)           27490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell50  26240  27490  760667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 760667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27490
-------------------------------------   ----- 
End-of-path arrival time (ps)           27490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell70  26240  27490  760667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 760667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27489
-------------------------------------   ----- 
End-of-path arrival time (ps)           27489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell73  26239  27489  760667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 761068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27089
-------------------------------------   ----- 
End-of-path arrival time (ps)           27089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell52   6674  27089  761068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 761068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27089
-------------------------------------   ----- 
End-of-path arrival time (ps)           27089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell84   6674  27089  761068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 761890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26267
-------------------------------------   ----- 
End-of-path arrival time (ps)           26267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell48  25017  26267  761890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 761890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26267
-------------------------------------   ----- 
End-of-path arrival time (ps)           26267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell63  25017  26267  761890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 761890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26267
-------------------------------------   ----- 
End-of-path arrival time (ps)           26267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell81  25017  26267  761890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 762317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25839
-------------------------------------   ----- 
End-of-path arrival time (ps)           25839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell59  24589  25839  762317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 762317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25839
-------------------------------------   ----- 
End-of-path arrival time (ps)           25839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell69  24589  25839  762317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 762317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25839
-------------------------------------   ----- 
End-of-path arrival time (ps)           25839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell78  24589  25839  762317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 762317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25839
-------------------------------------   ----- 
End-of-path arrival time (ps)           25839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell80  24589  25839  762317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 762331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25826
-------------------------------------   ----- 
End-of-path arrival time (ps)           25826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell50  24576  25826  762331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 762331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25826
-------------------------------------   ----- 
End-of-path arrival time (ps)           25826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell70  24576  25826  762331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 762334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25823
-------------------------------------   ----- 
End-of-path arrival time (ps)           25823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell73  24573  25823  762334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 762452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25704
-------------------------------------   ----- 
End-of-path arrival time (ps)           25704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell46  24454  25704  762452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 762452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25704
-------------------------------------   ----- 
End-of-path arrival time (ps)           25704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell49  24454  25704  762452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 762452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25704
-------------------------------------   ----- 
End-of-path arrival time (ps)           25704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell76  24454  25704  762452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 762452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25704
-------------------------------------   ----- 
End-of-path arrival time (ps)           25704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell88  24454  25704  762452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 763354p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24802
-------------------------------------   ----- 
End-of-path arrival time (ps)           24802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell43   4387  24802  763354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 763354p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24802
-------------------------------------   ----- 
End-of-path arrival time (ps)           24802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell51   4387  24802  763354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 763354p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24802
-------------------------------------   ----- 
End-of-path arrival time (ps)           24802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q              macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10168  11418  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14768  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2297  17065  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20415  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell71   4387  24802  763354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 763557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24600
-------------------------------------   ----- 
End-of-path arrival time (ps)           24600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell48  23350  24600  763557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 763557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24600
-------------------------------------   ----- 
End-of-path arrival time (ps)           24600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell63  23350  24600  763557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 763557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24600
-------------------------------------   ----- 
End-of-path arrival time (ps)           24600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell81  23350  24600  763557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 763571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell46  23336  24586  763571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 763571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell49  23336  24586  763571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 763571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell76  23336  24586  763571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 763571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell88  23336  24586  763571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 763695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24461
-------------------------------------   ----- 
End-of-path arrival time (ps)           24461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell57  23211  24461  763695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 763695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24461
-------------------------------------   ----- 
End-of-path arrival time (ps)           24461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell68  23211  24461  763695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 763737p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24419
-------------------------------------   ----- 
End-of-path arrival time (ps)           24419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell31  23169  24419  763737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 763737p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24419
-------------------------------------   ----- 
End-of-path arrival time (ps)           24419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell54  23169  24419  763737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 763737p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24419
-------------------------------------   ----- 
End-of-path arrival time (ps)           24419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell58  23169  24419  763737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 764250p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23906
-------------------------------------   ----- 
End-of-path arrival time (ps)           23906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell45  22656  23906  764250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 764265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23892
-------------------------------------   ----- 
End-of-path arrival time (ps)           23892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell32  22642  23892  764265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 764265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23892
-------------------------------------   ----- 
End-of-path arrival time (ps)           23892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell72  22642  23892  764265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 764265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23892
-------------------------------------   ----- 
End-of-path arrival time (ps)           23892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell75  22642  23892  764265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 764638p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23519
-------------------------------------   ----- 
End-of-path arrival time (ps)           23519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell74  22269  23519  764638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 764650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23507
-------------------------------------   ----- 
End-of-path arrival time (ps)           23507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell53  22257  23507  764650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 764650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23507
-------------------------------------   ----- 
End-of-path arrival time (ps)           23507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell83  22257  23507  764650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 764676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23481
-------------------------------------   ----- 
End-of-path arrival time (ps)           23481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell74  22231  23481  764676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 764974p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23182
-------------------------------------   ----- 
End-of-path arrival time (ps)           23182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell53  21932  23182  764974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 764974p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23182
-------------------------------------   ----- 
End-of-path arrival time (ps)           23182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell83  21932  23182  764974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 764976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23180
-------------------------------------   ----- 
End-of-path arrival time (ps)           23180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell61  21930  23180  764976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 764976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23180
-------------------------------------   ----- 
End-of-path arrival time (ps)           23180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell85  21930  23180  764976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 764985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23172
-------------------------------------   ----- 
End-of-path arrival time (ps)           23172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell33  21922  23172  764985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 764985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23172
-------------------------------------   ----- 
End-of-path arrival time (ps)           23172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell56  21922  23172  764985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 764985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23172
-------------------------------------   ----- 
End-of-path arrival time (ps)           23172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell87  21922  23172  764985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 765352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22805
-------------------------------------   ----- 
End-of-path arrival time (ps)           22805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell61  21555  22805  765352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 765352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22805
-------------------------------------   ----- 
End-of-path arrival time (ps)           22805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell85  21555  22805  765352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 766640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21517
-------------------------------------   ----- 
End-of-path arrival time (ps)           21517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell39  20267  21517  766640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 766640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21517
-------------------------------------   ----- 
End-of-path arrival time (ps)           21517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell41  20267  21517  766640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 766640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21517
-------------------------------------   ----- 
End-of-path arrival time (ps)           21517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell44  20267  21517  766640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 766702p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21454
-------------------------------------   ----- 
End-of-path arrival time (ps)           21454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell29  20204  21454  766702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 766702p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21454
-------------------------------------   ----- 
End-of-path arrival time (ps)           21454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell66  20204  21454  766702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 766720p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21436
-------------------------------------   ----- 
End-of-path arrival time (ps)           21436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell45  20186  21436  766720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 767250p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20907
-------------------------------------   ----- 
End-of-path arrival time (ps)           20907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell57  19657  20907  767250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 767250p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20907
-------------------------------------   ----- 
End-of-path arrival time (ps)           20907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell68  19657  20907  767250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 767451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20706
-------------------------------------   ----- 
End-of-path arrival time (ps)           20706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell39  19456  20706  767451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 767451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20706
-------------------------------------   ----- 
End-of-path arrival time (ps)           20706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell41  19456  20706  767451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 767451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20706
-------------------------------------   ----- 
End-of-path arrival time (ps)           20706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell44  19456  20706  767451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 767846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20310
-------------------------------------   ----- 
End-of-path arrival time (ps)           20310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell33  19060  20310  767846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 767846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20310
-------------------------------------   ----- 
End-of-path arrival time (ps)           20310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell56  19060  20310  767846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 767846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20310
-------------------------------------   ----- 
End-of-path arrival time (ps)           20310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell87  19060  20310  767846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 767905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20252
-------------------------------------   ----- 
End-of-path arrival time (ps)           20252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell31  19002  20252  767905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 767905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20252
-------------------------------------   ----- 
End-of-path arrival time (ps)           20252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell54  19002  20252  767905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 767905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20252
-------------------------------------   ----- 
End-of-path arrival time (ps)           20252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell58  19002  20252  767905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 767912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20244
-------------------------------------   ----- 
End-of-path arrival time (ps)           20244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell32  18994  20244  767912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 767912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20244
-------------------------------------   ----- 
End-of-path arrival time (ps)           20244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell72  18994  20244  767912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 767912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20244
-------------------------------------   ----- 
End-of-path arrival time (ps)           20244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell75  18994  20244  767912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 768017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20140
-------------------------------------   ----- 
End-of-path arrival time (ps)           20140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell29  18890  20140  768017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 768017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20140
-------------------------------------   ----- 
End-of-path arrival time (ps)           20140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell66  18890  20140  768017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 768135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20021
-------------------------------------   ----- 
End-of-path arrival time (ps)           20021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell29  18771  20021  768135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 768135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20021
-------------------------------------   ----- 
End-of-path arrival time (ps)           20021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell66  18771  20021  768135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 768167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19990
-------------------------------------   ----- 
End-of-path arrival time (ps)           19990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell39  18740  19990  768167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 768167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19990
-------------------------------------   ----- 
End-of-path arrival time (ps)           19990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell41  18740  19990  768167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 768167p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19990
-------------------------------------   ----- 
End-of-path arrival time (ps)           19990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell44  18740  19990  768167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 768293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19864
-------------------------------------   ----- 
End-of-path arrival time (ps)           19864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell50  18614  19864  768293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 768293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19864
-------------------------------------   ----- 
End-of-path arrival time (ps)           19864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell70  18614  19864  768293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 768419p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19738
-------------------------------------   ----- 
End-of-path arrival time (ps)           19738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell33  18488  19738  768419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 768419p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19738
-------------------------------------   ----- 
End-of-path arrival time (ps)           19738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell56  18488  19738  768419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 768419p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19738
-------------------------------------   ----- 
End-of-path arrival time (ps)           19738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell87  18488  19738  768419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 769169p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell59  17738  18988  769169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 769169p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell69  17738  18988  769169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 769169p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell78  17738  18988  769169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 769169p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell80  17738  18988  769169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 769195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18961
-------------------------------------   ----- 
End-of-path arrival time (ps)           18961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell48  17711  18961  769195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 769195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18961
-------------------------------------   ----- 
End-of-path arrival time (ps)           18961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell63  17711  18961  769195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 769195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18961
-------------------------------------   ----- 
End-of-path arrival time (ps)           18961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell81  17711  18961  769195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 769499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18658
-------------------------------------   ----- 
End-of-path arrival time (ps)           18658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell31  17408  18658  769499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 769499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18658
-------------------------------------   ----- 
End-of-path arrival time (ps)           18658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell54  17408  18658  769499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 769499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18658
-------------------------------------   ----- 
End-of-path arrival time (ps)           18658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell58  17408  18658  769499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 769508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18649
-------------------------------------   ----- 
End-of-path arrival time (ps)           18649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell57  17399  18649  769508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 769508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18649
-------------------------------------   ----- 
End-of-path arrival time (ps)           18649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell68  17399  18649  769508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 769564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18592
-------------------------------------   ----- 
End-of-path arrival time (ps)           18592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell59  17342  18592  769564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 769564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18592
-------------------------------------   ----- 
End-of-path arrival time (ps)           18592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell69  17342  18592  769564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 769564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18592
-------------------------------------   ----- 
End-of-path arrival time (ps)           18592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell78  17342  18592  769564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 769564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18592
-------------------------------------   ----- 
End-of-path arrival time (ps)           18592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell80  17342  18592  769564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 769639p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18517
-------------------------------------   ----- 
End-of-path arrival time (ps)           18517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell45  17267  18517  769639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 769669p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18488
-------------------------------------   ----- 
End-of-path arrival time (ps)           18488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell32  17238  18488  769669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 769669p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18488
-------------------------------------   ----- 
End-of-path arrival time (ps)           18488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell72  17238  18488  769669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 769669p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18488
-------------------------------------   ----- 
End-of-path arrival time (ps)           18488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell75  17238  18488  769669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 769725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18432
-------------------------------------   ----- 
End-of-path arrival time (ps)           18432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell73  17182  18432  769725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 769759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18398
-------------------------------------   ----- 
End-of-path arrival time (ps)           18398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell46  17148  18398  769759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 769759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18398
-------------------------------------   ----- 
End-of-path arrival time (ps)           18398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell49  17148  18398  769759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 769759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18398
-------------------------------------   ----- 
End-of-path arrival time (ps)           18398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell76  17148  18398  769759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 769759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18398
-------------------------------------   ----- 
End-of-path arrival time (ps)           18398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell88  17148  18398  769759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 769769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell61  17138  18388  769769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 769769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell85  17138  18388  769769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 770120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18037
-------------------------------------   ----- 
End-of-path arrival time (ps)           18037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell50  16787  18037  770120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 770120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18037
-------------------------------------   ----- 
End-of-path arrival time (ps)           18037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell70  16787  18037  770120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 770303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell74  16604  17854  770303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 770316p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17841
-------------------------------------   ----- 
End-of-path arrival time (ps)           17841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell53  16591  17841  770316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 770316p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17841
-------------------------------------   ----- 
End-of-path arrival time (ps)           17841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell83  16591  17841  770316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 770482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17675
-------------------------------------   ----- 
End-of-path arrival time (ps)           17675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell45  16425  17675  770482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 770487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell32  16419  17669  770487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 770487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell72  16419  17669  770487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 770487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell75  16419  17669  770487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 770555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17601
-------------------------------------   ----- 
End-of-path arrival time (ps)           17601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell73  16351  17601  770555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 770667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell31  16239  17489  770667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 770667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell54  16239  17489  770667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 770667p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell58  16239  17489  770667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 770687p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17470
-------------------------------------   ----- 
End-of-path arrival time (ps)           17470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell57  16220  17470  770687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 770687p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17470
-------------------------------------   ----- 
End-of-path arrival time (ps)           17470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell68  16220  17470  770687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 771218p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16939
-------------------------------------   ----- 
End-of-path arrival time (ps)           16939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell46  15689  16939  771218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 771218p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16939
-------------------------------------   ----- 
End-of-path arrival time (ps)           16939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell49  15689  16939  771218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 771218p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16939
-------------------------------------   ----- 
End-of-path arrival time (ps)           16939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell76  15689  16939  771218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 771218p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16939
-------------------------------------   ----- 
End-of-path arrival time (ps)           16939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell88  15689  16939  771218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 771626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16531
-------------------------------------   ----- 
End-of-path arrival time (ps)           16531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell59  15281  16531  771626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 771626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16531
-------------------------------------   ----- 
End-of-path arrival time (ps)           16531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell69  15281  16531  771626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 771626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16531
-------------------------------------   ----- 
End-of-path arrival time (ps)           16531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell78  15281  16531  771626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 771626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16531
-------------------------------------   ----- 
End-of-path arrival time (ps)           16531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell80  15281  16531  771626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 771647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell50  15260  16510  771647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 771647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell70  15260  16510  771647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 771649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16508
-------------------------------------   ----- 
End-of-path arrival time (ps)           16508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell73  15258  16508  771649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 771785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell48  15122  16372  771785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 771785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell63  15122  16372  771785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 771785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell81  15122  16372  771785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 771900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16257
-------------------------------------   ----- 
End-of-path arrival time (ps)           16257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell25  15007  16257  771900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 771900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16257
-------------------------------------   ----- 
End-of-path arrival time (ps)           16257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell28  15007  16257  771900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 771905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16252
-------------------------------------   ----- 
End-of-path arrival time (ps)           16252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell30  15002  16252  771905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 771905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16252
-------------------------------------   ----- 
End-of-path arrival time (ps)           16252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell38  15002  16252  771905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 771905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16252
-------------------------------------   ----- 
End-of-path arrival time (ps)           16252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell55  15002  16252  771905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 771980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16176
-------------------------------------   ----- 
End-of-path arrival time (ps)           16176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell74  14926  16176  771980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 772115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell48  14792  16042  772115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 772115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell63  14792  16042  772115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 772115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell81  14792  16042  772115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 772128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell46  14778  16028  772128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 772128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell49  14778  16028  772128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 772128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell76  14778  16028  772128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 772128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell88  14778  16028  772128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 772439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15718
-------------------------------------   ----- 
End-of-path arrival time (ps)           15718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell31  14468  15718  772439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 772439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15718
-------------------------------------   ----- 
End-of-path arrival time (ps)           15718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell54  14468  15718  772439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 772439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15718
-------------------------------------   ----- 
End-of-path arrival time (ps)           15718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell58  14468  15718  772439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 772449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15708
-------------------------------------   ----- 
End-of-path arrival time (ps)           15708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell32  14458  15708  772449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 772449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15708
-------------------------------------   ----- 
End-of-path arrival time (ps)           15708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell72  14458  15708  772449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 772449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15708
-------------------------------------   ----- 
End-of-path arrival time (ps)           15708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell75  14458  15708  772449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 772452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15705
-------------------------------------   ----- 
End-of-path arrival time (ps)           15705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell45  14455  15705  772452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 772463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15693
-------------------------------------   ----- 
End-of-path arrival time (ps)           15693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell57  14443  15693  772463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 772463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15693
-------------------------------------   ----- 
End-of-path arrival time (ps)           15693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell68  14443  15693  772463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 772876p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15281
-------------------------------------   ----- 
End-of-path arrival time (ps)           15281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell46  14031  15281  772876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell46         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 772876p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15281
-------------------------------------   ----- 
End-of-path arrival time (ps)           15281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell49  14031  15281  772876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell49         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 772876p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15281
-------------------------------------   ----- 
End-of-path arrival time (ps)           15281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell76  14031  15281  772876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 772876p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15281
-------------------------------------   ----- 
End-of-path arrival time (ps)           15281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell88  14031  15281  772876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell88         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 773134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15023
-------------------------------------   ----- 
End-of-path arrival time (ps)           15023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell53  13773  15023  773134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 773134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15023
-------------------------------------   ----- 
End-of-path arrival time (ps)           15023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell83  13773  15023  773134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 773145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell74  13762  15012  773145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 773262p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14894
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell36  13644  14894  773262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 773493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell73  13414  14664  773493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell73         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 773497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14659
-------------------------------------   ----- 
End-of-path arrival time (ps)           14659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell50  13409  14659  773497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell50         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 773497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14659
-------------------------------------   ----- 
End-of-path arrival time (ps)           14659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell70  13409  14659  773497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell70         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 773635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell59  13272  14522  773635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell59         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 773635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell69  13272  14522  773635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell69         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 773635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell78  13272  14522  773635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell78         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 773635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell80  13272  14522  773635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell80         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 773763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14394
-------------------------------------   ----- 
End-of-path arrival time (ps)           14394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell53  13144  14394  773763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 773763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14394
-------------------------------------   ----- 
End-of-path arrival time (ps)           14394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell83  13144  14394  773763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 773813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell48  13094  14344  773813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell48         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 773813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell63  13094  14344  773813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell63         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 773813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell81  13094  14344  773813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell81         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 773816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell61  13090  14340  773816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 773816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell85  13090  14340  773816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 774201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell26  12705  13955  774201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 774201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell27  12705  13955  774201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 774201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell77  12705  13955  774201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 774201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell86  12705  13955  774201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 774324p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13833
-------------------------------------   ----- 
End-of-path arrival time (ps)           13833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell74  12583  13833  774324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell74         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 774473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13684
-------------------------------------   ----- 
End-of-path arrival time (ps)           13684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell25  12434  13684  774473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 774473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13684
-------------------------------------   ----- 
End-of-path arrival time (ps)           13684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell28  12434  13684  774473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 774496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell26  12411  13661  774496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 774496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell27  12411  13661  774496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 774496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell77  12411  13661  774496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 774496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell86  12411  13661  774496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 774715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13442
-------------------------------------   ----- 
End-of-path arrival time (ps)           13442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell53  12192  13442  774715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell53         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 774715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13442
-------------------------------------   ----- 
End-of-path arrival time (ps)           13442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell83  12192  13442  774715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell83         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 774753p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13404
-------------------------------------   ----- 
End-of-path arrival time (ps)           13404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell61  12154  13404  774753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 774753p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13404
-------------------------------------   ----- 
End-of-path arrival time (ps)           13404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell85  12154  13404  774753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 775257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell39  11649  12899  775257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 775257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell41  11649  12899  775257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 775257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell44  11649  12899  775257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 775266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell25  11640  12890  775266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 775266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell28  11640  12890  775266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 775273p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell29  11634  12884  775273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 775273p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell66  11634  12884  775273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 775275p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell33  11632  12882  775275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 775275p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell56  11632  12882  775275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 775275p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell87  11632  12882  775275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 775751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell26  11155  12405  775751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 775751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell27  11155  12405  775751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 775751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell77  11155  12405  775751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 775751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell86  11155  12405  775751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 775848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell61  11059  12309  775848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 775848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell85  11059  12309  775848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell85         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 775937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12220
-------------------------------------   ----- 
End-of-path arrival time (ps)           12220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell26  10970  12220  775937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 775937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12220
-------------------------------------   ----- 
End-of-path arrival time (ps)           12220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell27  10970  12220  775937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 775937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12220
-------------------------------------   ----- 
End-of-path arrival time (ps)           12220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell77  10970  12220  775937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 775937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12220
-------------------------------------   ----- 
End-of-path arrival time (ps)           12220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell86  10970  12220  775937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 775939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12218
-------------------------------------   ----- 
End-of-path arrival time (ps)           12218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell36  10968  12218  775939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 775949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12207
-------------------------------------   ----- 
End-of-path arrival time (ps)           12207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell25  10957  12207  775949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 775949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12207
-------------------------------------   ----- 
End-of-path arrival time (ps)           12207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell28  10957  12207  775949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 775951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell30  10955  12205  775951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 775951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell38  10955  12205  775951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 775951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell55  10955  12205  775951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 776200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell37  10707  11957  776200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 776200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell65  10707  11957  776200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 776200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell82  10707  11957  776200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 776225p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell29  10681  11931  776225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 776225p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell66  10681  11931  776225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 776227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell33  10680  11930  776227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 776227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell56  10680  11930  776227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 776227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell87  10680  11930  776227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 776229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell36  10678  11928  776229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 776239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell39  10667  11917  776239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 776239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell41  10667  11917  776239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 776239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell44  10667  11917  776239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 776257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell30  10650  11900  776257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 776257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell38  10650  11900  776257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 776257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell55  10650  11900  776257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 776265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11892
-------------------------------------   ----- 
End-of-path arrival time (ps)           11892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell52  10642  11892  776265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 776265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11892
-------------------------------------   ----- 
End-of-path arrival time (ps)           11892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell84  10642  11892  776265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AD_konverter:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \AD_konverter:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 776533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             787607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  776533  RISE       1
\AD_konverter:bSAR_SEQ:cnt_enable\/main_1      macrocell3     4202   5412  776533  RISE       1
\AD_konverter:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   8762  776533  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/enable  count7cell     2311  11073  776533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 776744p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell40  10162  11412  776744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 776744p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell42  10162  11412  776744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 776744p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell47  10162  11412  776744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 776744p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell64  10162  11412  776744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 776802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell36  10105  11355  776802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 776862p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell30  10045  11295  776862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 776862p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell38  10045  11295  776862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 776862p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell55  10045  11295  776862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 777081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell43   9826  11076  777081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 777081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell51   9826  11076  777081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 777081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell71   9826  11076  777081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 777135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell60   9772  11022  777135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 777136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11021
-------------------------------------   ----- 
End-of-path arrival time (ps)           11021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q        macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell34   9771  11021  777136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 777136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11021
-------------------------------------   ----- 
End-of-path arrival time (ps)           11021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell79   9771  11021  777136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 777155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell39   9751  11001  777155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell39         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 777155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell41   9751  11001  777155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell41         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 777155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell44   9751  11001  777155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell44         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 777175p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell29   9731  10981  777175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell29         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 777175p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell66   9731  10981  777175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell66         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 777454p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell33   9453  10703  777454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell33         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 777454p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell56   9453  10703  777454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell56         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 777454p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell87   9453  10703  777454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell87         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 777887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell31   9019  10269  777887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell31         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 777887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell54   9019  10269  777887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell54         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 777887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell58   9019  10269  777887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell58         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 777889p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell45   9018  10268  777889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell45         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 777906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell57   9000  10250  777906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell57         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 777906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell68   9000  10250  777906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell68         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 777910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell32   8997  10247  777910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell32         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 777910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell72   8997  10247  777910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell72         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 777910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell75   8997  10247  777910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell75         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 778132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell43   8775  10025  778132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 778132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell51   8775  10025  778132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 778132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell71   8775  10025  778132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 778147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q        macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell34   8759  10009  778147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 778147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell79   8759  10009  778147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 778150p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell60   8757  10007  778150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 778161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell37   8746   9996  778161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 778161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell65   8746   9996  778161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 778161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell82   8746   9996  778161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 778163p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell40   8744   9994  778163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 778163p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell42   8744   9994  778163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 778163p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell47   8744   9994  778163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 778163p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell64   8744   9994  778163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 778656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q        macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell34   8251   9501  778656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 778656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell79   8251   9501  778656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 778660p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9497
-------------------------------------   ---- 
End-of-path arrival time (ps)           9497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell60   8247   9497  778660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 778676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell37   8230   9480  778676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 778676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell65   8230   9480  778676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 778676p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell82   8230   9480  778676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 778680p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell40   8227   9477  778680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 778680p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell42   8227   9477  778680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 778680p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell47   8227   9477  778680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 778680p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell64   8227   9477  778680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 779426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell35   7481   8731  779426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 779426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell62   7481   8731  779426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 779426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell67   7481   8731  779426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 779438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q        macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell34   7469   8719  779438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 779438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell79   7469   8719  779438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 779455p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell37   7451   8701  779455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 779455p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell65   7451   8701  779455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 779455p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell82   7451   8701  779455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 779510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell52   7396   8646  779510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 779510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell84   7396   8646  779510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 779584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  748502  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell20   6633   8573  779584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 779985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell60   6922   8172  779985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 780003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell40   6904   8154  780003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 780003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell42   6904   8154  780003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 780003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell47   6904   8154  780003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 780003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell64   6904   8154  780003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AD_konverter:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \AD_konverter:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 780325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             786307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  776533  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/load  count7cell     4771   5981  780325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 780450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell35   6456   7706  780450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 780450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell62   6456   7706  780450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 780450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell67   6456   7706  780450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 780525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell60   6381   7631  780525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 780585p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell35   6321   7571  780585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 780585p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell62   6321   7571  780585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 780585p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell67   6321   7571  780585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 780765p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  748166  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell22   5452   7392  780765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_688/q
Path End       : \AD_konverter:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \AD_konverter:bSAR_SEQ:EOCSts\/clock
Path slack     : 780807p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             791167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10359
-------------------------------------   ----- 
End-of-path arrival time (ps)           10359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_688/q                                macrocell89   1250   1250  780807  RISE       1
\AD_konverter:bSAR_SEQ:EOCSts\/status_0  statuscell1   9109  10359  780807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 780856p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell35   6051   7301  780856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 780856p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell62   6051   7301  780856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 780856p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell67   6051   7301  780856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 781074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell40   5832   7082  781074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 781074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell42   5832   7082  781074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 781074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell47   5832   7082  781074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 781074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell64   5832   7082  781074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 781134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell30   5772   7022  781134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 781134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell38   5772   7022  781134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 781134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell55   5772   7022  781134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 781135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell25   5771   7021  781135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 781135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell28   5771   7021  781135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 781140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7016
-------------------------------------   ---- 
End-of-path arrival time (ps)           7016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell35   5766   7016  781140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 781140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7016
-------------------------------------   ---- 
End-of-path arrival time (ps)           7016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell62   5766   7016  781140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 781140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7016
-------------------------------------   ---- 
End-of-path arrival time (ps)           7016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell67   5766   7016  781140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 781512p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell52   5394   6644  781512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 781512p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell84   5394   6644  781512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 781647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell34   5260   6510  781647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 781647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell79   5260   6510  781647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 781784p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell36   5123   6373  781784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell52   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell84   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell26   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell27   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell77   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 781785p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell86   5122   6372  781785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 781856p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  748523  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell21   4361   6301  781856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 782035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell37   4872   6122  782035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 782035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell65   4872   6122  782035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 782035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell82   4872   6122  782035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 782069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell52   4838   6088  782069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 782069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell84   4838   6088  782069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 782172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell40   4734   5984  782172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell40         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 782172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell42   4734   5984  782172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell42         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 782172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell47   4734   5984  782172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell47         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 782172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell64   4734   5984  782172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell64         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 782189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell60   4717   5967  782189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell60         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 782852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell37   4055   5305  782852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell37         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 782852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell65   4055   5305  782852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell65         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 782852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell82   4055   5305  782852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell82         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 782855p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q        macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell34   4052   5302  782855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell34         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 782855p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_4\/q         macrocell20   1250   1250  743820  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell79   4052   5302  782855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell79         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 783136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  749230  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell19   3081   5021  783136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 783140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  749237  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell23   3077   5017  783140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 783146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell35   3761   5011  783146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell35         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 783146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell62   3761   5011  783146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell62         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 783146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell67   3761   5011  783146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell67         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 783154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell43   3753   5003  783154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 783154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell51   3753   5003  783154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 783154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell71   3753   5003  783154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/tc
Path End       : \AD_konverter:soc_out\/main_5
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 783210p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  783210  RISE       1
\AD_konverter:soc_out\/main_5              macrocell93   2896   4946  783210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 783339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell26   3568   4818  783339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell26         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 783339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell27   3568   4818  783339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell27         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 783339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell77   3568   4818  783339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell77         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 783339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell86   3568   4818  783339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell86         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 783341p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell36   3565   4815  783341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell36         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 783347p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell30   3560   4810  783347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell30         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 783347p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell38   3560   4810  783347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell38         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 783347p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q         macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell55   3560   4810  783347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell55         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 783401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell43   3506   4756  783401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 783401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell51   3506   4756  783401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 783401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_5\/q         macrocell19   1250   1250  749062  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell71   3506   4756  783401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 783402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell43   3504   4754  783402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 783402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell51   3504   4754  783402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 783402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_3\/q         macrocell21   1250   1250  749195  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell71   3504   4754  783402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:soc_out\/q
Path End       : \AD_konverter:soc_out\/main_0
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 783428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:soc_out\/q       macrocell93   1250   1250  783428  RISE       1
\AD_konverter:soc_out\/main_0  macrocell93   3479   4729  783428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:soc_out\/q
Path End       : \AD_konverter:bSAR_SEQ:state_1\/main_0
Capture Clock  : \AD_konverter:bSAR_SEQ:state_1\/clock_0
Path slack     : 783428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:soc_out\/q                macrocell93   1250   1250  783428  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/main_0  macrocell95   3479   4729  783428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 783596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell25   3311   4561  783596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell25         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 783596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_2\/q        macrocell22   1250   1250  742816  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell28   3311   4561  783596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell28         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 783692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell43   3215   4465  783692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell43         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 783692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell51   3215   4465  783692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell51         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 783692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_1\/q         macrocell23   1250   1250  749481  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell71   3215   4465  783692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell71         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 783714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4643   5853  783714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 783883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  749101  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell24   2334   4274  783883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 783939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell52   2968   4218  783939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell52         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 783939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:AMuxHw_2_Decoder_old_id_0\/q         macrocell24   1250   1250  749116  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell84   2968   4218  783939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell84         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:EOCSts\/clock
Path slack     : 784260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4097   5307  784260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_688/clk_en
Capture Clock  : Net_688/clock_0
Path slack     : 784260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
Net_688/clk_en                             macrocell89    4097   5307  784260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 784260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:nrq_reg\/clk_en     macrocell91    4097   5307  784260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:nrq_reg\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:soc_reg\/q
Path End       : \AD_konverter:bSAR_SEQ:soc_in\/main_0
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_in\/clock_0
Path slack     : 784597p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_reg\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:soc_reg\/q      macrocell94   1250   1250  784597  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/main_0  macrocell92   2310   3560  784597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:soc_in\/q
Path End       : \AD_konverter:soc_out\/main_3
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 784606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:soc_in\/q  macrocell92   1250   1250  784606  RISE       1
\AD_konverter:soc_out\/main_3     macrocell93   2300   3550  784606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:state_1\/q
Path End       : \AD_konverter:soc_out\/main_4
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 784610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:state_1\/q  macrocell95   1250   1250  784610  RISE       1
\AD_konverter:soc_out\/main_4      macrocell93   2297   3547  784610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:state_1\/q
Path End       : \AD_konverter:bSAR_SEQ:state_1\/main_3
Capture Clock  : \AD_konverter:bSAR_SEQ:state_1\/clock_0
Path slack     : 784610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:state_1\/q       macrocell95   1250   1250  784610  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/main_3  macrocell95   2297   3547  784610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:nrq_reg\/q
Path End       : Net_688/main_1
Capture Clock  : Net_688/clock_0
Path slack     : 784612p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:nrq_reg\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:nrq_reg\/q  macrocell91   1250   1250  784612  RISE       1
Net_688/main_1                     macrocell89   2295   3545  784612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_688/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AD_konverter:soc_out\/main_2
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 784625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  776533  RISE       1
\AD_konverter:soc_out\/main_2              macrocell93    2321   3531  784625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AD_konverter:bSAR_SEQ:state_1\/main_2
Capture Clock  : \AD_konverter:bSAR_SEQ:state_1\/clock_0
Path slack     : 784625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  776533  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/main_2     macrocell95    2321   3531  784625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:soc_in\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_in\/clock_0
Path slack     : 786050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clk_en      macrocell92    2307   3517  786050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_in\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:soc_out\/clk_en
Capture Clock  : \AD_konverter:soc_out\/clock_0
Path slack     : 786050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:soc_out\/clk_en              macrocell93    2307   3517  786050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:soc_out\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:soc_reg\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:soc_reg\/clock_0
Path slack     : 786050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:soc_reg\/clk_en     macrocell94    2307   3517  786050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:soc_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AD_konverter:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AD_konverter:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \AD_konverter:bSAR_SEQ:state_1\/clock_0
Path slack     : 786050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AD_konverter_IntClock:R#1 vs. AD_konverter_IntClock:R#2)   791667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             789567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\AD_konverter:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  783714  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clk_en     macrocell95    2307   3517  786050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\AD_konverter:bSAR_SEQ:state_1\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12117
-------------------------------------   ----- 
End-of-path arrival time (ps)           12117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell98     1250   1250  2148360  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      4602   5852  2148360  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   9202  2148360  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2915  12117  2148360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8     4034   5284  2150360  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8     3350   8634  2150360  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2313  10947  2150360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2150513p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15654
-------------------------------------   ----- 
End-of-path arrival time (ps)           15654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150513  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      5048   8628  2150513  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  11978  2150513  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    3676  15654  2150513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2152482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13685
-------------------------------------   ----- 
End-of-path arrival time (ps)           13685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152482  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     4424   8004  2152482  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350  11354  2152482  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  13685  2152482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150513  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell98     4120   7700  2155456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155552p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell98     1250   1250  2148360  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3855   5105  2155552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155722p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell102    1250   1250  2151629  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3684   4934  2155722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155832p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell97     1250   1250  2148942  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3575   4825  2155832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell101    1250   1250  2150360  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2925   4175  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156495  RISE       1
\UART:BUART:txn\/main_3                macrocell96     2292   6662  2156495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149396  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3883   4073  2156584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell106    1250   1250  2156778  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2629   3879  2156778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell100   1250   1250  2156964  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell99    4943   6193  2156964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell109   1250   1250  2149779  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell102   4530   5780  2157376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell109   1250   1250  2149779  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell110   4530   5780  2157376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell100   1250   1250  2156964  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell97    4353   5603  2157554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell100   1250   1250  2156964  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell98    4353   5603  2157554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell104   4185   5435  2157721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell105   4185   5435  2157721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell107   4185   5435  2157721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_state_0\/main_1    macrocell102   4034   5284  2157872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell103   4034   5284  2157872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_status_3\/main_1   macrocell110   4034   5284  2157872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell104   4023   5273  2157884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_state_2\/main_1    macrocell105   4023   5273  2157884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell101   1250   1250  2150360  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell107   4023   5273  2157884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell98   1250   1250  2148360  RISE       1
\UART:BUART:txn\/main_2    macrocell96   3853   5103  2158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell98    1250   1250  2148360  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell100   3853   5103  2158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell97   1250   1250  2148942  RISE       1
\UART:BUART:txn\/main_1    macrocell96   3837   5087  2158069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell97    1250   1250  2148942  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell100   3837   5087  2158069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell102   3615   4865  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell103   3615   4865  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell105   1250   1250  2150779  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell110   3615   4865  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158300  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell106   2917   4857  2158300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158300  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell108   2917   4857  2158300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158300  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell109   2917   4857  2158300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158310  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell106   2907   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  2156778  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell102   3590   4840  2158317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell106   1250   1250  2156778  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell103   3590   4840  2158317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  2156778  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell110   3590   4840  2158317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158320  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell106   2896   4836  2158320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158320  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell108   2896   4836  2158320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158320  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell109   2896   4836  2158320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  2156778  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell104   3579   4829  2158328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  2156778  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell105   3579   4829  2158328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell102   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell103   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158394  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell102   2823   4763  2158394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158394  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell103   2823   4763  2158394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell99   1250   1250  2148521  RISE       1
\UART:BUART:txn\/main_4    macrocell96   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell99    1250   1250  2148521  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell100   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell102   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell103   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell104   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158415  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell105   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158394  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell104   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158394  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell105   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell104   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158393  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell105   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell108   1250   1250  2150347  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell102   3421   4671  2158485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell108   1250   1250  2150347  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell110   3421   4671  2158485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell109   1250   1250  2149779  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell108   3189   4439  2158718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell109   1250   1250  2149779  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell109   3189   4439  2158718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell97   1250   1250  2148942  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell97   2926   4176  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell97   1250   1250  2148942  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell98   2926   4176  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell97   1250   1250  2148942  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell99   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell103    1250   1250  2155235  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3252   4502  2159035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149396  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell100    3878   4068  2159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell104   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell105   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell107   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159135p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell98   1250   1250  2148360  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell99   2772   4022  2159135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell98   1250   1250  2148360  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell97   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell98   1250   1250  2148360  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell98   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell102   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell103   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell102   1250   1250  2151629  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell110   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell100   1250   1250  2156964  RISE       1
\UART:BUART:txn\/main_6   macrocell96    2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell96   1250   1250  2159285  RISE       1
\UART:BUART:txn\/main_0  macrocell96   2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell108   1250   1250  2150347  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell108   2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell104   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell105   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell107   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell102   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell102        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell103   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell104   1250   1250  2151785  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell110   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell99   1250   1250  2148521  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell97   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell99   1250   1250  2148521  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell98   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell99   1250   1250  2148521  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell99   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159478  RISE       1
\UART:BUART:txn\/main_5                      macrocell96     3489   3679  2159478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell96         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell111   1250   1250  2159610  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell105   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2159637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell110   1250   1250  2159637  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   5279   6529  2159637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3007
-------------------------------------   ---- 
End-of-path arrival time (ps)           3007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149396  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell97     2817   3007  2160150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2160150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3007
-------------------------------------   ---- 
End-of-path arrival time (ps)           3007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149396  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell98     2817   3007  2160150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149396  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell99     2777   2967  2160190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159478  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell97     2600   2790  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159478  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell99     2591   2781  2160375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell99         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9981576p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q         macrocell120     1250   1250  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    7814   9064  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  14194  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  14194  9981576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : \PWM_Speed:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Speed:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983527p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15973
-------------------------------------   ----- 
End-of-path arrival time (ps)           15973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q         macrocell120   1250   1250  9981576  RISE       1
\PWM_Speed:PWMUDB:status_2\/main_0          macrocell17    9120  10370  9983527  RISE       1
\PWM_Speed:PWMUDB:status_2\/q               macrocell17    3350  13720  9983527  RISE       1
\PWM_Speed:PWMUDB:genblk8:stsreg\/status_2  statusicell5   2253  15973  9983527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984876p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q         macrocell120    1250   1250  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   7814   9064  9984876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9985147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q         macrocell120     1250   1250  9981576  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   7543   8793  9985147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:runmode_enable\/q
Path End       : Net_1630/main_0
Capture Clock  : Net_1630/clock_0
Path slack     : 9987694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:runmode_enable\/q  macrocell120   1250   1250  9981576  RISE       1
Net_1630/main_0                      macrocell123   7546   8796  9987694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987837p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2603   6103  9987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987838p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984538  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2602   6102  9987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Speed:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_Speed:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9990446  RISE       1
\PWM_Speed:PWMUDB:prevCompare1\/main_1     macrocell121     2294   6044  9990446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:prevCompare1\/clock_0                    macrocell121        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Speed:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_Speed:PWMUDB:status_0\/clock_0
Path slack     : 9990446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9990446  RISE       1
\PWM_Speed:PWMUDB:status_0\/main_2         macrocell122     2294   6044  9990446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:status_0\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1630/main_2
Capture Clock  : Net_1630/clock_0
Path slack     : 9990446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9990446  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9990446  RISE       1
Net_1630/main_2                            macrocell123     2294   6044  9990446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Speed:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Speed:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9    1240   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   2270   3510  9990666  RISE       1
\PWM_Speed:PWMUDB:prevCompare1\/main_0     macrocell121     2314   5824  9990666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:prevCompare1\/clock_0                    macrocell121        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Speed:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Speed:PWMUDB:status_0\/clock_0
Path slack     : 9990666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9    1240   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   2270   3510  9990666  RISE       1
\PWM_Speed:PWMUDB:status_0\/main_1         macrocell122     2314   5824  9990666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:status_0\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_1630/main_1
Capture Clock  : Net_1630/clock_0
Path slack     : 9990666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell9    1240   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell10      0   1240  9990666  RISE       1
\PWM_Speed:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell10   2270   3510  9990666  RISE       1
Net_1630/main_1                            macrocell123     2314   5824  9990666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1630/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:prevCompare1\/q
Path End       : \PWM_Speed:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Speed:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:prevCompare1\/clock_0                    macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:prevCompare1\/q   macrocell121   1250   1250  9992945  RISE       1
\PWM_Speed:PWMUDB:status_0\/main_0  macrocell122   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:status_0\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Speed:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Speed:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992974  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/main_0      macrocell120   2306   3516  9992974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:runmode_enable\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Speed:PWMUDB:status_0\/q
Path End       : \PWM_Speed:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Speed:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995375p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Speed_Clock:R#1 vs. Speed_Clock:R#2)   10000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                          9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:status_0\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Speed:PWMUDB:status_0\/q               macrocell122   1250   1250  9995375  RISE       1
\PWM_Speed:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2875   4125  9995375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Speed:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

