v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1730 -350 1770 -350 { lab=V1}
N 1770 -350 1790 -350 { lab=V1}
N 1940 -350 1970 -350 { lab=Vint}
N 1940 -270 1970 -270 { lab=#net1}
N 1970 -270 1990 -270 { lab=#net1}
N 1970 -350 1990 -350 { lab=Vint}
N 1990 -380 1990 -350 { lab=Vint}
N 1990 -270 1990 -240 { lab=#net1}
N 1990 -180 1990 -160 { lab=Vdiff}
N 1990 -160 2180 -160 { lab=Vdiff}
N 2180 -310 2180 -170 { lab=Vdiff}
N 2130 -310 2180 -310 { lab=Vdiff}
N 2180 -170 2180 -160 { lab=Vdiff}
N 1790 -350 1880 -350 { lab=V1}
N 1710 -230 1860 -230 { lab=V2}
N 1860 -270 1860 -230 { lab=V2}
N 1860 -270 1880 -270 { lab=V2}
N 1990 -450 1990 -440 { lab=#net2}
N 1990 -290 1990 -270 { lab=#net1}
N 1990 -350 1990 -330 { lab=Vint}
N 1990 -530 2140 -530 { lab=#net2}
N 1990 -530 1990 -450 { lab=#net2}
C {madvlsi/vsource.sym} 1720 -440 0 0 {name=Vdd
value=1.8}
C {madvlsi/vdd.sym} 1720 -470 0 0 {name=l1 lab=VDD}
C {madvlsi/gnd.sym} 1720 -410 0 0 {name=l2 lab=GND}
C {madvlsi/vsource.sym} 1730 -320 0 0 {name=V1
value=.4}
C {madvlsi/gnd.sym} 1730 -290 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} 2180 -310 2 0 {name=l7 sig_type=std_logic lab=Vdiff}
C {madvlsi/tt_models.sym} 1790 -630 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {devices/code_shown.sym} 1780 -440 0 0 {name=SPICE only_toplevel=false value=".tran 10ns 50us
.save all"}
C {devices/lab_pin.sym} 1730 -350 0 0 {name=l12 sig_type=std_logic lab=V1}
C {madvlsi/vsource.sym} 1710 -200 0 0 {name=V2
value="pwl(0 0 50us .5)"}
C {madvlsi/gnd.sym} 1710 -170 0 0 {name=l6 lab=GND}
C {madvlsi/vdd.sym} 2060 -360 0 0 {name=l10 lab=VDD}
C {madvlsi/gnd.sym} 2060 -260 0 0 {name=l11 lab=GND}
C {/home/madvlsi/Documents/MADVLSI_final/schematics/opamp.sym} 2110 -310 0 0 {name=X3}
C {devices/lab_pin.sym} 1710 -230 0 0 {name=l5 sig_type=std_logic lab=V2}
C {madvlsi/resistor.sym} 1990 -410 0 0 {name=R1
value=100k
m=1}
C {madvlsi/resistor.sym} 1910 -350 1 0 {name=R2
value=100k
m=1}
C {madvlsi/resistor.sym} 1910 -270 1 0 {name=R3
value=100k
m=1}
C {madvlsi/resistor.sym} 1990 -210 2 0 {name=R4
value=100k
m=1}
C {madvlsi/vsource.sym} 2140 -500 0 0 {name=Vref
value=.4}
C {madvlsi/gnd.sym} 2140 -470 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} 1960 -350 1 0 {name=l4 sig_type=std_logic lab=Vint}
