# TCL File Generated by Component Editor 18.1
# Thu Feb 20 11:48:56 CET 2020
# DO NOT MODIFY


# 
# ethFIFO "ethFIFO" v1.0
#  2020.02.20.11:48:56
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module ethFIFO
# 
set_module_property DESCRIPTION ""
set_module_property NAME ethFIFO
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ethFIFO
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ethFifo
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ethFifo.v VERILOG PATH IP/ethFIFO/ethFifo.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock csi_clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rsi_reset_n reset_n Input 1


# 
# connection point toFifo
# 
add_interface toFifo conduit end
set_interface_property toFifo associatedClock clock
set_interface_property toFifo associatedReset ""
set_interface_property toFifo ENABLED true
set_interface_property toFifo EXPORT_OF ""
set_interface_property toFifo PORT_NAME_MAP ""
set_interface_property toFifo CMSIS_SVD_VARIABLES ""
set_interface_property toFifo SVD_ADDRESS_GROUP ""

add_interface_port toFifo fifo_data fifo_data Input 64
add_interface_port toFifo fifo_read fifo_read Output 1
add_interface_port toFifo fifo_empty fifo_empty Input 1
add_interface_port toFifo fifo_full fifo_full Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source asi_ready ready Input 1
add_interface_port avalon_streaming_source asi_valid valid Output 1
add_interface_port avalon_streaming_source asi_data data Output 64
add_interface_port avalon_streaming_source asi_startofpacket startofpacket Output 1
add_interface_port avalon_streaming_source asi_endofpacket endofpacket Output 1

