INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task2/Lab6_Task2.srcs/sources_1/new/Decoder_3x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_2x4
INFO: [VRFC 10-311] analyzing module Decoder_3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task2/Lab6_Task2.srcs/sim_1/new/Decoder_3x8_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3x8_Sim
