{
    "verilog" : {
        "name" : "GTH_serializer",
        "top": "GTH_serializer.sv",
        "files" : [
            "GTH_serializer/GTH_serializer.sv"
        ]
    },
    "ip" : {
        "gtwizard_ultrascale_0" : {
            "name" : "gtwizard_ultrascale",
            "version" : "1.7",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "CHANNEL_ENABLE" : "X0Y18 X0Y17 X0Y16",
                "DISABLE_LOC_XDC" : "0",
                "ENABLE_COMMON_USRCLK" : "0",
                "ENABLE_OPTIONAL_PORTS" : " ",
                "FREERUN_FREQUENCY" : "74.25",
                "GT_DIRECTION" : "BOTH",
                "GT_REV" : "0",
                "GT_TYPE" : "GTH",
                "INCLUDE_CPLL_CAL" : "2",
                "INS_LOSS_NYQ" : "20",
                "INTERNAL_PRESET" : "HDMI",
                "LOCATE_COMMON" : "CORE",
                "LOCATE_IN_SYSTEM_IBERT_CORE" : "NONE",
                "LOCATE_RESET_CONTROLLER" : "CORE",
                "LOCATE_RX_BUFFER_BYPASS_CONTROLLER" : "CORE",
                "LOCATE_RX_USER_CLOCKING" : "EXAMPLE_DESIGN",
                "LOCATE_TX_BUFFER_BYPASS_CONTROLLER" : "CORE",
                "LOCATE_TX_USER_CLOCKING" : "EXAMPLE_DESIGN",
                "LOCATE_USER_DATA_WIDTH_SIZING" : "CORE",
                "OOB_ENABLE" : "false",
                "ORGANIZE_PORTS_BY" : "NAME",
                "PCIE_64BIT" : "false",
                "PCIE_CORECLK_FREQ" : "250",
                "PCIE_ENABLE" : "false",
                "PCIE_GEN4_EIOS" : "false",
                "PCIE_USERCLK_FREQ" : "250",
                "PRESET" : "GTH-HDMI",
                "RESET_SEQUENCE_INTERVAL" : "0",
                "RX_BUFFER_BYPASS_MODE" : "MULTI",
                "RX_BUFFER_MODE" : "1",
                "RX_BUFFER_RESET_ON_CB_CHANGE" : "ENABLE",
                "RX_BUFFER_RESET_ON_COMMAALIGN" : "DISABLE",
                "RX_BUFFER_RESET_ON_RATE_CHANGE" : "ENABLE",
                "RX_CB_DISP_0_0" : "false",
                "RX_CB_DISP_0_1" : "false",
                "RX_CB_DISP_0_2" : "false",
                "RX_CB_DISP_0_3" : "false",
                "RX_CB_DISP_1_0" : "false",
                "RX_CB_DISP_1_1" : "false",
                "RX_CB_DISP_1_2" : "false",
                "RX_CB_DISP_1_3" : "false",
                "RX_CB_K_0_0" : "false",
                "RX_CB_K_0_1" : "false",
                "RX_CB_K_0_2" : "false",
                "RX_CB_K_0_3" : "false",
                "RX_CB_K_1_0" : "false",
                "RX_CB_K_1_1" : "false",
                "RX_CB_K_1_2" : "false",
                "RX_CB_K_1_3" : "false",
                "RX_CB_LEN_SEQ" : "1",
                "RX_CB_MASK_0_0" : "false",
                "RX_CB_MASK_0_1" : "false",
                "RX_CB_MASK_0_2" : "false",
                "RX_CB_MASK_0_3" : "false",
                "RX_CB_MASK_1_0" : "false",
                "RX_CB_MASK_1_1" : "false",
                "RX_CB_MASK_1_2" : "false",
                "RX_CB_MASK_1_3" : "false",
                "RX_CB_MAX_LEVEL" : "1",
                "RX_CB_MAX_SKEW" : "1",
                "RX_CB_NUM_SEQ" : "0",
                "RX_CB_VAL_0_0" : "0000000000",
                "RX_CB_VAL_0_1" : "0000000000",
                "RX_CB_VAL_0_2" : "0000000000",
                "RX_CB_VAL_0_3" : "0000000000",
                "RX_CB_VAL_1_0" : "0000000000",
                "RX_CB_VAL_1_1" : "0000000000",
                "RX_CB_VAL_1_2" : "0000000000",
                "RX_CB_VAL_1_3" : "0000000000",
                "RX_CC_DISP_0_0" : "false",
                "RX_CC_DISP_0_1" : "false",
                "RX_CC_DISP_0_2" : "false",
                "RX_CC_DISP_0_3" : "false",
                "RX_CC_DISP_1_0" : "false",
                "RX_CC_DISP_1_1" : "false",
                "RX_CC_DISP_1_2" : "false",
                "RX_CC_DISP_1_3" : "false",
                "RX_CC_KEEP_IDLE" : "DISABLE",
                "RX_CC_K_0_0" : "false",
                "RX_CC_K_0_1" : "false",
                "RX_CC_K_0_2" : "false",
                "RX_CC_K_0_3" : "false",
                "RX_CC_K_1_0" : "false",
                "RX_CC_K_1_1" : "false",
                "RX_CC_K_1_2" : "false",
                "RX_CC_K_1_3" : "false",
                "RX_CC_LEN_SEQ" : "1",
                "RX_CC_MASK_0_0" : "false",
                "RX_CC_MASK_0_1" : "false",
                "RX_CC_MASK_0_2" : "false",
                "RX_CC_MASK_0_3" : "false",
                "RX_CC_MASK_1_0" : "false",
                "RX_CC_MASK_1_1" : "false",
                "RX_CC_MASK_1_2" : "false",
                "RX_CC_MASK_1_3" : "false",
                "RX_CC_NUM_SEQ" : "0",
                "RX_CC_PERIODICITY" : "5000",
                "RX_CC_PRECEDENCE" : "ENABLE",
                "RX_CC_REPEAT_WAIT" : "0",
                "RX_CC_VAL" : "00000000000000000000000000000000000000000000000000000000000000000000000000000000",
                "RX_CC_VAL_0_0" : "0000000000",
                "RX_CC_VAL_0_1" : "0000000000",
                "RX_CC_VAL_0_2" : "0000000000",
                "RX_CC_VAL_0_3" : "0000000000",
                "RX_CC_VAL_1_0" : "0000000000",
                "RX_CC_VAL_1_1" : "0000000000",
                "RX_CC_VAL_1_2" : "0000000000",
                "RX_CC_VAL_1_3" : "0000000000",
                "RX_COMMA_ALIGN_WORD" : "1",
                "RX_COMMA_DOUBLE_ENABLE" : "false",
                "RX_COMMA_MASK" : "0000000000",
                "RX_COMMA_M_ENABLE" : "false",
                "RX_COMMA_M_VAL" : "1010000011",
                "RX_COMMA_PRESET" : "NONE",
                "RX_COMMA_P_ENABLE" : "false",
                "RX_COMMA_P_VAL" : "0101111100",
                "RX_COMMA_SHOW_REALIGN_ENABLE" : "false",
                "RX_COMMA_VALID_ONLY" : "0",
                "RX_COUPLING" : "AC",
                "RX_DATA_DECODING" : "RAW",
                "RX_EQ_MODE" : "AUTO",
                "RX_INT_DATA_WIDTH" : "20",
                "RX_JTOL_FC" : "0.8908218",
                "RX_JTOL_LF_SLOPE" : "-20",
                "RX_LINE_RATE" : "1.485",
                "RX_MASTER_CHANNEL" : "X0Y18",
                "RX_OUTCLK_SOURCE" : "RXOUTCLKPMA",
                "RX_PLL_TYPE" : "QPLL0",
                "RX_PPM_OFFSET" : "0",
                "RX_QPLL_FRACN_NUMERATOR" : "536870",
                "RX_RECCLK_OUTPUT" : " ",
                "RX_REFCLK_FREQUENCY" : "156.2500001",
                "RX_REFCLK_SOURCE" : " ",
                "RX_SLIDE_MODE" : "OFF",
                "RX_SSC_PPM" : "0",
                "RX_TERMINATION" : "PROGRAMMABLE",
                "RX_TERMINATION_PROG_VALUE" : "800",
                "RX_USER_DATA_WIDTH" : "20",
                "SATA_TX_BURST_LEN" : "15",
                "SECONDARY_QPLL_ENABLE" : "false",
                "SECONDARY_QPLL_FRACN_NUMERATOR" : "0",
                "SECONDARY_QPLL_LINE_RATE" : "10.3125",
                "SECONDARY_QPLL_REFCLK_FREQUENCY" : "257.8125",
                "SIM_CPLL_CAL_BYPASS" : "1",
                "TXPROGDIV_FREQ_ENABLE" : "true",
                "TXPROGDIV_FREQ_SOURCE" : "QPLL0",
                "TXPROGDIV_FREQ_VAL" : "148.5",
                "TX_BUFFER_MODE" : "1",
                "TX_BUFFER_RESET_ON_RATE_CHANGE" : "ENABLE",
                "TX_DATA_ENCODING" : "RAW",
                "TX_DIFF_SWING_EMPH_MODE" : "CUSTOM",
                "TX_INT_DATA_WIDTH" : "20",
                "TX_LINE_RATE" : "1.485",
                "TX_MASTER_CHANNEL" : "X0Y18",
                "TX_OUTCLK_SOURCE" : "TXPROGDIVCLK",
                "TX_PLL_TYPE" : "QPLL0",
                "TX_QPLL_FRACN_NUMERATOR" : "536870",
                "TX_REFCLK_FREQUENCY" : "156.2500001",
                "TX_REFCLK_SOURCE" : " ",
                "TX_USER_DATA_WIDTH" : "20",
                "USB_ENABLE" : "false",
                "USER_GTPOWERGOOD_DELAY_EN" : "1"
            }
        },
        "clk_wiz_0" : {
            "name" : "clk_wiz",
            "version" : "6.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "AUTO_PRIMITIVE" : "MMCM",
                "AXI_DRP" : "false",
                "CALC_DONE" : "empty",
                "CDDCDONE_PORT" : "cddcdone",
                "CDDCREQ_PORT" : "cddcreq",
                "CLKFB_IN_N_PORT" : "clkfb_in_n",
                "CLKFB_IN_PORT" : "clkfb_in",
                "CLKFB_IN_P_PORT" : "clkfb_in_p",
                "CLKFB_IN_SIGNALING" : "SINGLE",
                "CLKFB_OUT_N_PORT" : "clkfb_out_n",
                "CLKFB_OUT_PORT" : "clkfb_out",
                "CLKFB_OUT_P_PORT" : "clkfb_out_p",
                "CLKFB_STOPPED_PORT" : "clkfb_stopped",
                "CLKIN1_JITTER_PS" : "67.34",
                "CLKIN1_UI_JITTER" : "0.010",
                "CLKIN2_JITTER_PS" : "100.0",
                "CLKIN2_UI_JITTER" : "0.010",
                "CLKOUT1_DRIVES" : "BUFG",
                "CLKOUT1_JITTER" : "89.648",
                "CLKOUT1_MATCHED_ROUTING" : "true",
                "CLKOUT1_PHASE_ERROR" : "74.169",
                "CLKOUT1_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT1_REQUESTED_OUT_FREQ" : "148.5",
                "CLKOUT1_REQUESTED_PHASE" : "99",
                "CLKOUT1_SEQUENCE_NUMBER" : "1",
                "CLKOUT1_USED" : "true",
                "CLKOUT2_DRIVES" : "BUFG",
                "CLKOUT2_JITTER" : "102.050",
                "CLKOUT2_MATCHED_ROUTING" : "true",
                "CLKOUT2_PHASE_ERROR" : "74.169",
                "CLKOUT2_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT2_REQUESTED_OUT_FREQ" : "74.25",
                "CLKOUT2_REQUESTED_PHASE" : "0.000",
                "CLKOUT2_SEQUENCE_NUMBER" : "1",
                "CLKOUT2_USED" : "true",
                "CLKOUT3_DRIVES" : "Buffer",
                "CLKOUT3_JITTER" : "0.0",
                "CLKOUT3_MATCHED_ROUTING" : "false",
                "CLKOUT3_PHASE_ERROR" : "0.0",
                "CLKOUT3_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT3_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT3_REQUESTED_PHASE" : "0.000",
                "CLKOUT3_SEQUENCE_NUMBER" : "1",
                "CLKOUT3_USED" : "false",
                "CLKOUT4_DRIVES" : "Buffer",
                "CLKOUT4_JITTER" : "0.0",
                "CLKOUT4_MATCHED_ROUTING" : "false",
                "CLKOUT4_PHASE_ERROR" : "0.0",
                "CLKOUT4_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT4_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT4_REQUESTED_PHASE" : "0.000",
                "CLKOUT4_SEQUENCE_NUMBER" : "1",
                "CLKOUT4_USED" : "false",
                "CLKOUT5_DRIVES" : "Buffer",
                "CLKOUT5_JITTER" : "0.0",
                "CLKOUT5_MATCHED_ROUTING" : "false",
                "CLKOUT5_PHASE_ERROR" : "0.0",
                "CLKOUT5_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT5_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT5_REQUESTED_PHASE" : "0.000",
                "CLKOUT5_SEQUENCE_NUMBER" : "1",
                "CLKOUT5_USED" : "false",
                "CLKOUT6_DRIVES" : "Buffer",
                "CLKOUT6_JITTER" : "0.0",
                "CLKOUT6_MATCHED_ROUTING" : "false",
                "CLKOUT6_PHASE_ERROR" : "0.0",
                "CLKOUT6_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT6_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT6_REQUESTED_PHASE" : "0.000",
                "CLKOUT6_SEQUENCE_NUMBER" : "1",
                "CLKOUT6_USED" : "false",
                "CLKOUT7_DRIVES" : "Buffer",
                "CLKOUT7_JITTER" : "0.0",
                "CLKOUT7_MATCHED_ROUTING" : "false",
                "CLKOUT7_PHASE_ERROR" : "0.0",
                "CLKOUT7_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT7_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT7_REQUESTED_PHASE" : "0.000",
                "CLKOUT7_SEQUENCE_NUMBER" : "1",
                "CLKOUT7_USED" : "false",
                "CLKOUTPHY_REQUESTED_FREQ" : "600.000",
                "CLK_IN1_BOARD_INTERFACE" : "Custom",
                "CLK_IN2_BOARD_INTERFACE" : "Custom",
                "CLK_IN_SEL_PORT" : "clk_in_sel",
                "CLK_OUT1_PORT" : "clk_out1",
                "CLK_OUT1_USE_FINE_PS_GUI" : "false",
                "CLK_OUT2_PORT" : "clk_out2",
                "CLK_OUT2_USE_FINE_PS_GUI" : "false",
                "CLK_OUT3_PORT" : "clk_out3",
                "CLK_OUT3_USE_FINE_PS_GUI" : "false",
                "CLK_OUT4_PORT" : "clk_out4",
                "CLK_OUT4_USE_FINE_PS_GUI" : "false",
                "CLK_OUT5_PORT" : "clk_out5",
                "CLK_OUT5_USE_FINE_PS_GUI" : "false",
                "CLK_OUT6_PORT" : "clk_out6",
                "CLK_OUT6_USE_FINE_PS_GUI" : "false",
                "CLK_OUT7_PORT" : "clk_out7",
                "CLK_OUT7_USE_FINE_PS_GUI" : "false",
                "CLK_VALID_PORT" : "CLK_VALID",
                "CLOCK_MGR_TYPE" : "auto",
                "DADDR_PORT" : "daddr",
                "DCLK_PORT" : "dclk",
                "DEN_PORT" : "den",
                "DIFF_CLK_IN1_BOARD_INTERFACE" : "Custom",
                "DIFF_CLK_IN2_BOARD_INTERFACE" : "Custom",
                "DIN_PORT" : "din",
                "DOUT_PORT" : "dout",
                "DRDY_PORT" : "drdy",
                "DWE_PORT" : "dwe",
                "ENABLE_CDDC" : "false",
                "ENABLE_CLKOUTPHY" : "false",
                "ENABLE_CLOCK_MONITOR" : "false",
                "ENABLE_USER_CLOCK0" : "false",
                "ENABLE_USER_CLOCK1" : "false",
                "ENABLE_USER_CLOCK2" : "false",
                "ENABLE_USER_CLOCK3" : "false",
                "Enable_PLL0" : "false",
                "Enable_PLL1" : "false",
                "FEEDBACK_SOURCE" : "FDBK_AUTO",
                "INPUT_CLK_STOPPED_PORT" : "input_clk_stopped",
                "INPUT_MODE" : "frequency",
                "INTERFACE_SELECTION" : "Enable_AXI",
                "IN_FREQ_UNITS" : "Units_MHz",
                "IN_JITTER_UNITS" : "Units_UI",
                "JITTER_OPTIONS" : "UI",
                "JITTER_SEL" : "No_Jitter",
                "LOCKED_PORT" : "locked",
                "MMCM_BANDWIDTH" : "OPTIMIZED",
                "MMCM_CLKFBOUT_MULT_F" : "10.000",
                "MMCM_CLKFBOUT_PHASE" : "0.000",
                "MMCM_CLKFBOUT_USE_FINE_PS" : "false",
                "MMCM_CLKIN1_PERIOD" : "6.734",
                "MMCM_CLKIN2_PERIOD" : "10.000",
                "MMCM_CLKOUT0_DIVIDE_F" : "10.000",
                "MMCM_CLKOUT0_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT0_PHASE" : "99.000",
                "MMCM_CLKOUT0_USE_FINE_PS" : "false",
                "MMCM_CLKOUT1_DIVIDE" : "20",
                "MMCM_CLKOUT1_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT1_PHASE" : "0.000",
                "MMCM_CLKOUT1_USE_FINE_PS" : "false",
                "MMCM_CLKOUT2_DIVIDE" : "1",
                "MMCM_CLKOUT2_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT2_PHASE" : "0.000",
                "MMCM_CLKOUT2_USE_FINE_PS" : "false",
                "MMCM_CLKOUT3_DIVIDE" : "1",
                "MMCM_CLKOUT3_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT3_PHASE" : "0.000",
                "MMCM_CLKOUT3_USE_FINE_PS" : "false",
                "MMCM_CLKOUT4_CASCADE" : "false",
                "MMCM_CLKOUT4_DIVIDE" : "1",
                "MMCM_CLKOUT4_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT4_PHASE" : "0.000",
                "MMCM_CLKOUT4_USE_FINE_PS" : "false",
                "MMCM_CLKOUT5_DIVIDE" : "1",
                "MMCM_CLKOUT5_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT5_PHASE" : "0.000",
                "MMCM_CLKOUT5_USE_FINE_PS" : "false",
                "MMCM_CLKOUT6_DIVIDE" : "1",
                "MMCM_CLKOUT6_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT6_PHASE" : "0.000",
                "MMCM_CLKOUT6_USE_FINE_PS" : "false",
                "MMCM_CLOCK_HOLD" : "false",
                "MMCM_COMPENSATION" : "AUTO",
                "MMCM_DIVCLK_DIVIDE" : "1",
                "MMCM_NOTES" : "None",
                "MMCM_REF_JITTER1" : "0.010",
                "MMCM_REF_JITTER2" : "0.010",
                "MMCM_STARTUP_WAIT" : "false",
                "NUM_OUT_CLKS" : "2",
                "OVERRIDE_MMCM" : "false",
                "OVERRIDE_PLL" : "false",
                "PHASESHIFT_MODE" : "LATENCY",
                "PHASE_DUTY_CONFIG" : "false",
                "PLATFORM" : "UNKNOWN",
                "PLL_BANDWIDTH" : "OPTIMIZED",
                "PLL_CLKFBOUT_MULT" : "4",
                "PLL_CLKFBOUT_PHASE" : "0.000",
                "PLL_CLKIN_PERIOD" : "10.000",
                "PLL_CLKOUT0_DIVIDE" : "1",
                "PLL_CLKOUT0_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT0_PHASE" : "0.000",
                "PLL_CLKOUT1_DIVIDE" : "1",
                "PLL_CLKOUT1_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT1_PHASE" : "0.000",
                "PLL_CLKOUT2_DIVIDE" : "1",
                "PLL_CLKOUT2_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT2_PHASE" : "0.000",
                "PLL_CLKOUT3_DIVIDE" : "1",
                "PLL_CLKOUT3_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT3_PHASE" : "0.000",
                "PLL_CLKOUT4_DIVIDE" : "1",
                "PLL_CLKOUT4_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT4_PHASE" : "0.000",
                "PLL_CLKOUT5_DIVIDE" : "1",
                "PLL_CLKOUT5_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT5_PHASE" : "0.000",
                "PLL_CLK_FEEDBACK" : "CLKFBOUT",
                "PLL_COMPENSATION" : "SYSTEM_SYNCHRONOUS",
                "PLL_DIVCLK_DIVIDE" : "1",
                "PLL_NOTES" : "None",
                "PLL_REF_JITTER" : "0.010",
                "POWER_DOWN_PORT" : "power_down",
                "PRECISION" : "1",
                "PRIMARY_PORT" : "clk_in1",
                "PRIMITIVE" : "MMCM",
                "PRIMTYPE_SEL" : "mmcm_adv",
                "PRIM_IN_FREQ" : "148.5",
                "PRIM_IN_JITTER" : "0.010",
                "PRIM_IN_TIMEPERIOD" : "10.000",
                "PRIM_SOURCE" : "Single_ended_clock_capable_pin",
                "PSCLK_PORT" : "psclk",
                "PSDONE_PORT" : "psdone",
                "PSEN_PORT" : "psen",
                "PSINCDEC_PORT" : "psincdec",
                "REF_CLK.INSERT_VIP" : "0",
                "REF_CLK_FREQ" : "100.0",
                "RELATIVE_INCLK" : "REL_PRIMARY",
                "RESET.INSERT_VIP" : "0",
                "RESETN.INSERT_VIP" : "0",
                "RESET_BOARD_INTERFACE" : "Custom",
                "RESET_PORT" : "reset",
                "RESET_TYPE" : "ACTIVE_HIGH",
                "SECONDARY_IN_FREQ" : "100.000",
                "SECONDARY_IN_JITTER" : "0.010",
                "SECONDARY_IN_TIMEPERIOD" : "10.000",
                "SECONDARY_PORT" : "clk_in2",
                "SECONDARY_SOURCE" : "Single_ended_clock_capable_pin",
                "SS_MODE" : "CENTER_HIGH",
                "SS_MOD_FREQ" : "250",
                "SS_MOD_TIME" : "0.004",
                "STATUS_PORT" : "STATUS",
                "SUMMARY_STRINGS" : "empty",
                "S_AXI_ACLK.INSERT_VIP" : "0",
                "S_AXI_LITE.INSERT_VIP" : "0",
                "S_AXI_RESETN.INSERT_VIP" : "0",
                "USER_CLK_FREQ0" : "100.0",
                "USER_CLK_FREQ1" : "100.0",
                "USER_CLK_FREQ2" : "100.0",
                "USER_CLK_FREQ3" : "100.0",
                "USE_BOARD_FLOW" : "false",
                "USE_CLKFB_STOPPED" : "false",
                "USE_CLK_VALID" : "false",
                "USE_CLOCK_SEQUENCING" : "false",
                "USE_DYN_PHASE_SHIFT" : "false",
                "USE_DYN_RECONFIG" : "false",
                "USE_FREEZE" : "false",
                "USE_FREQ_SYNTH" : "true",
                "USE_INCLK_STOPPED" : "false",
                "USE_INCLK_SWITCHOVER" : "false",
                "USE_LOCKED" : "true",
                "USE_MAX_I_JITTER" : "false",
                "USE_MIN_O_JITTER" : "false",
                "USE_MIN_POWER" : "false",
                "USE_PHASE_ALIGNMENT" : "false",
                "USE_POWER_DOWN" : "false",
                "USE_RESET" : "true",
                "USE_SAFE_CLOCK_STARTUP" : "false",
                "USE_SPREAD_SPECTRUM" : "false",
                "USE_STATUS" : "false"
            }
        },
        "clk_wiz_1" : {
            "name" : "clk_wiz",
            "version" : "6.0",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "AUTO_PRIMITIVE" : "MMCM",
                "AXI_DRP" : "false",
                "CALC_DONE" : "empty",
                "CDDCDONE_PORT" : "cddcdone",
                "CDDCREQ_PORT" : "cddcreq",
                "CLKFB_IN_N_PORT" : "clkfb_in_n",
                "CLKFB_IN_PORT" : "clkfb_in",
                "CLKFB_IN_P_PORT" : "clkfb_in_p",
                "CLKFB_IN_SIGNALING" : "SINGLE",
                "CLKFB_OUT_N_PORT" : "clkfb_out_n",
                "CLKFB_OUT_PORT" : "clkfb_out",
                "CLKFB_OUT_P_PORT" : "clkfb_out_p",
                "CLKFB_STOPPED_PORT" : "clkfb_stopped",
                "CLKIN1_JITTER_PS" : "80.0",
                "CLKIN1_UI_JITTER" : "0.010",
                "CLKIN2_JITTER_PS" : "100.0",
                "CLKIN2_UI_JITTER" : "0.010",
                "CLKOUT1_DRIVES" : "Buffer",
                "CLKOUT1_JITTER" : "176.195",
                "CLKOUT1_MATCHED_ROUTING" : "false",
                "CLKOUT1_PHASE_ERROR" : "186.953",
                "CLKOUT1_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT1_REQUESTED_OUT_FREQ" : "74.25",
                "CLKOUT1_REQUESTED_PHASE" : "0.000",
                "CLKOUT1_SEQUENCE_NUMBER" : "1",
                "CLKOUT1_USED" : "true",
                "CLKOUT2_DRIVES" : "Buffer",
                "CLKOUT2_JITTER" : "0.0",
                "CLKOUT2_MATCHED_ROUTING" : "false",
                "CLKOUT2_PHASE_ERROR" : "0.0",
                "CLKOUT2_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT2_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT2_REQUESTED_PHASE" : "0.000",
                "CLKOUT2_SEQUENCE_NUMBER" : "1",
                "CLKOUT2_USED" : "false",
                "CLKOUT3_DRIVES" : "Buffer",
                "CLKOUT3_JITTER" : "0.0",
                "CLKOUT3_MATCHED_ROUTING" : "false",
                "CLKOUT3_PHASE_ERROR" : "0.0",
                "CLKOUT3_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT3_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT3_REQUESTED_PHASE" : "0.000",
                "CLKOUT3_SEQUENCE_NUMBER" : "1",
                "CLKOUT3_USED" : "false",
                "CLKOUT4_DRIVES" : "Buffer",
                "CLKOUT4_JITTER" : "0.0",
                "CLKOUT4_MATCHED_ROUTING" : "false",
                "CLKOUT4_PHASE_ERROR" : "0.0",
                "CLKOUT4_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT4_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT4_REQUESTED_PHASE" : "0.000",
                "CLKOUT4_SEQUENCE_NUMBER" : "1",
                "CLKOUT4_USED" : "false",
                "CLKOUT5_DRIVES" : "Buffer",
                "CLKOUT5_JITTER" : "0.0",
                "CLKOUT5_MATCHED_ROUTING" : "false",
                "CLKOUT5_PHASE_ERROR" : "0.0",
                "CLKOUT5_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT5_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT5_REQUESTED_PHASE" : "0.000",
                "CLKOUT5_SEQUENCE_NUMBER" : "1",
                "CLKOUT5_USED" : "false",
                "CLKOUT6_DRIVES" : "Buffer",
                "CLKOUT6_JITTER" : "0.0",
                "CLKOUT6_MATCHED_ROUTING" : "false",
                "CLKOUT6_PHASE_ERROR" : "0.0",
                "CLKOUT6_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT6_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT6_REQUESTED_PHASE" : "0.000",
                "CLKOUT6_SEQUENCE_NUMBER" : "1",
                "CLKOUT6_USED" : "false",
                "CLKOUT7_DRIVES" : "Buffer",
                "CLKOUT7_JITTER" : "0.0",
                "CLKOUT7_MATCHED_ROUTING" : "false",
                "CLKOUT7_PHASE_ERROR" : "0.0",
                "CLKOUT7_REQUESTED_DUTY_CYCLE" : "50.000",
                "CLKOUT7_REQUESTED_OUT_FREQ" : "100.000",
                "CLKOUT7_REQUESTED_PHASE" : "0.000",
                "CLKOUT7_SEQUENCE_NUMBER" : "1",
                "CLKOUT7_USED" : "false",
                "CLKOUTPHY_REQUESTED_FREQ" : "600.000",
                "CLK_IN1_BOARD_INTERFACE" : "Custom",
                "CLK_IN2_BOARD_INTERFACE" : "Custom",
                "CLK_IN_SEL_PORT" : "clk_in_sel",
                "CLK_OUT1_PORT" : "clk_out1",
                "CLK_OUT1_USE_FINE_PS_GUI" : "false",
                "CLK_OUT2_PORT" : "clk_out2",
                "CLK_OUT2_USE_FINE_PS_GUI" : "false",
                "CLK_OUT3_PORT" : "clk_out3",
                "CLK_OUT3_USE_FINE_PS_GUI" : "false",
                "CLK_OUT4_PORT" : "clk_out4",
                "CLK_OUT4_USE_FINE_PS_GUI" : "false",
                "CLK_OUT5_PORT" : "clk_out5",
                "CLK_OUT5_USE_FINE_PS_GUI" : "false",
                "CLK_OUT6_PORT" : "clk_out6",
                "CLK_OUT6_USE_FINE_PS_GUI" : "false",
                "CLK_OUT7_PORT" : "clk_out7",
                "CLK_OUT7_USE_FINE_PS_GUI" : "false",
                "CLK_VALID_PORT" : "CLK_VALID",
                "CLOCK_MGR_TYPE" : "auto",
                "DADDR_PORT" : "daddr",
                "DCLK_PORT" : "dclk",
                "DEN_PORT" : "den",
                "DIFF_CLK_IN1_BOARD_INTERFACE" : "Custom",
                "DIFF_CLK_IN2_BOARD_INTERFACE" : "Custom",
                "DIN_PORT" : "din",
                "DOUT_PORT" : "dout",
                "DRDY_PORT" : "drdy",
                "DWE_PORT" : "dwe",
                "ENABLE_CDDC" : "false",
                "ENABLE_CLKOUTPHY" : "false",
                "ENABLE_CLOCK_MONITOR" : "false",
                "ENABLE_USER_CLOCK0" : "false",
                "ENABLE_USER_CLOCK1" : "false",
                "ENABLE_USER_CLOCK2" : "false",
                "ENABLE_USER_CLOCK3" : "false",
                "Enable_PLL0" : "false",
                "Enable_PLL1" : "false",
                "FEEDBACK_SOURCE" : "FDBK_AUTO",
                "INPUT_CLK_STOPPED_PORT" : "input_clk_stopped",
                "INPUT_MODE" : "frequency",
                "INTERFACE_SELECTION" : "Enable_AXI",
                "IN_FREQ_UNITS" : "Units_MHz",
                "IN_JITTER_UNITS" : "Units_UI",
                "JITTER_OPTIONS" : "UI",
                "JITTER_SEL" : "No_Jitter",
                "LOCKED_PORT" : "locked",
                "MMCM_BANDWIDTH" : "OPTIMIZED",
                "MMCM_CLKFBOUT_MULT_F" : "37.125",
                "MMCM_CLKFBOUT_PHASE" : "0.000",
                "MMCM_CLKFBOUT_USE_FINE_PS" : "false",
                "MMCM_CLKIN1_PERIOD" : "8.000",
                "MMCM_CLKIN2_PERIOD" : "10.000",
                "MMCM_CLKOUT0_DIVIDE_F" : "15.625",
                "MMCM_CLKOUT0_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT0_PHASE" : "0.000",
                "MMCM_CLKOUT0_USE_FINE_PS" : "false",
                "MMCM_CLKOUT1_DIVIDE" : "1",
                "MMCM_CLKOUT1_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT1_PHASE" : "0.000",
                "MMCM_CLKOUT1_USE_FINE_PS" : "false",
                "MMCM_CLKOUT2_DIVIDE" : "1",
                "MMCM_CLKOUT2_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT2_PHASE" : "0.000",
                "MMCM_CLKOUT2_USE_FINE_PS" : "false",
                "MMCM_CLKOUT3_DIVIDE" : "1",
                "MMCM_CLKOUT3_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT3_PHASE" : "0.000",
                "MMCM_CLKOUT3_USE_FINE_PS" : "false",
                "MMCM_CLKOUT4_CASCADE" : "false",
                "MMCM_CLKOUT4_DIVIDE" : "1",
                "MMCM_CLKOUT4_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT4_PHASE" : "0.000",
                "MMCM_CLKOUT4_USE_FINE_PS" : "false",
                "MMCM_CLKOUT5_DIVIDE" : "1",
                "MMCM_CLKOUT5_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT5_PHASE" : "0.000",
                "MMCM_CLKOUT5_USE_FINE_PS" : "false",
                "MMCM_CLKOUT6_DIVIDE" : "1",
                "MMCM_CLKOUT6_DUTY_CYCLE" : "0.500",
                "MMCM_CLKOUT6_PHASE" : "0.000",
                "MMCM_CLKOUT6_USE_FINE_PS" : "false",
                "MMCM_CLOCK_HOLD" : "false",
                "MMCM_COMPENSATION" : "AUTO",
                "MMCM_DIVCLK_DIVIDE" : "4",
                "MMCM_NOTES" : "None",
                "MMCM_REF_JITTER1" : "0.010",
                "MMCM_REF_JITTER2" : "0.010",
                "MMCM_STARTUP_WAIT" : "false",
                "NUM_OUT_CLKS" : "1",
                "OVERRIDE_MMCM" : "false",
                "OVERRIDE_PLL" : "false",
                "PHASESHIFT_MODE" : "LATENCY",
                "PHASE_DUTY_CONFIG" : "false",
                "PLATFORM" : "UNKNOWN",
                "PLL_BANDWIDTH" : "OPTIMIZED",
                "PLL_CLKFBOUT_MULT" : "4",
                "PLL_CLKFBOUT_PHASE" : "0.000",
                "PLL_CLKIN_PERIOD" : "10.000",
                "PLL_CLKOUT0_DIVIDE" : "1",
                "PLL_CLKOUT0_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT0_PHASE" : "0.000",
                "PLL_CLKOUT1_DIVIDE" : "1",
                "PLL_CLKOUT1_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT1_PHASE" : "0.000",
                "PLL_CLKOUT2_DIVIDE" : "1",
                "PLL_CLKOUT2_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT2_PHASE" : "0.000",
                "PLL_CLKOUT3_DIVIDE" : "1",
                "PLL_CLKOUT3_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT3_PHASE" : "0.000",
                "PLL_CLKOUT4_DIVIDE" : "1",
                "PLL_CLKOUT4_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT4_PHASE" : "0.000",
                "PLL_CLKOUT5_DIVIDE" : "1",
                "PLL_CLKOUT5_DUTY_CYCLE" : "0.500",
                "PLL_CLKOUT5_PHASE" : "0.000",
                "PLL_CLK_FEEDBACK" : "CLKFBOUT",
                "PLL_COMPENSATION" : "SYSTEM_SYNCHRONOUS",
                "PLL_DIVCLK_DIVIDE" : "1",
                "PLL_NOTES" : "None",
                "PLL_REF_JITTER" : "0.010",
                "POWER_DOWN_PORT" : "power_down",
                "PRECISION" : "1",
                "PRIMARY_PORT" : "clk_in1",
                "PRIMITIVE" : "MMCM",
                "PRIMTYPE_SEL" : "mmcm_adv",
                "PRIM_IN_FREQ" : "125",
                "PRIM_IN_JITTER" : "0.010",
                "PRIM_IN_TIMEPERIOD" : "10.000",
                "PRIM_SOURCE" : "Single_ended_clock_capable_pin",
                "PSCLK_PORT" : "psclk",
                "PSDONE_PORT" : "psdone",
                "PSEN_PORT" : "psen",
                "PSINCDEC_PORT" : "psincdec",
                "REF_CLK.INSERT_VIP" : "0",
                "REF_CLK_FREQ" : "100.0",
                "RELATIVE_INCLK" : "REL_PRIMARY",
                "RESET.INSERT_VIP" : "0",
                "RESETN.INSERT_VIP" : "0",
                "RESET_BOARD_INTERFACE" : "Custom",
                "RESET_PORT" : "reset",
                "RESET_TYPE" : "ACTIVE_HIGH",
                "SECONDARY_IN_FREQ" : "100.000",
                "SECONDARY_IN_JITTER" : "0.010",
                "SECONDARY_IN_TIMEPERIOD" : "10.000",
                "SECONDARY_PORT" : "clk_in2",
                "SECONDARY_SOURCE" : "Single_ended_clock_capable_pin",
                "SS_MODE" : "CENTER_HIGH",
                "SS_MOD_FREQ" : "250",
                "SS_MOD_TIME" : "0.004",
                "STATUS_PORT" : "STATUS",
                "SUMMARY_STRINGS" : "empty",
                "S_AXI_ACLK.INSERT_VIP" : "0",
                "S_AXI_LITE.INSERT_VIP" : "0",
                "S_AXI_RESETN.INSERT_VIP" : "0",
                "USER_CLK_FREQ0" : "100.0",
                "USER_CLK_FREQ1" : "100.0",
                "USER_CLK_FREQ2" : "100.0",
                "USER_CLK_FREQ3" : "100.0",
                "USE_BOARD_FLOW" : "false",
                "USE_CLKFB_STOPPED" : "false",
                "USE_CLK_VALID" : "false",
                "USE_CLOCK_SEQUENCING" : "false",
                "USE_DYN_PHASE_SHIFT" : "false",
                "USE_DYN_RECONFIG" : "false",
                "USE_FREEZE" : "false",
                "USE_FREQ_SYNTH" : "true",
                "USE_INCLK_STOPPED" : "false",
                "USE_INCLK_SWITCHOVER" : "false",
                "USE_LOCKED" : "true",
                "USE_MAX_I_JITTER" : "false",
                "USE_MIN_O_JITTER" : "false",
                "USE_MIN_POWER" : "false",
                "USE_PHASE_ALIGNMENT" : "false",
                "USE_POWER_DOWN" : "false",
                "USE_RESET" : "true",
                "USE_SAFE_CLOCK_STARTUP" : "false",
                "USE_SPREAD_SPECTRUM" : "false",
                "USE_STATUS" : "false"
            }
        },
        "GTH_serializer_async_fifo" : {
            "name" : "fifo_generator",
            "version" : "13.2",
            "vendor" : "xilinx.com",
            "library" : "ip",
            "tcl_options" : ["name", "version", "vendor", "library", "module_name"],
            "config" : {
                "ADDRESS_WIDTH" : "32",
                "ARUSER_Width" : "0",
                "AWUSER_Width" : "0",
                "Add_NGC_Constraint_AXI" : "false",
                "Almost_Empty_Flag" : "false",
                "Almost_Full_Flag" : "false",
                "BUSER_Width" : "0",
                "CORE_CLK.FREQ_HZ" : "100000000",
                "CORE_CLK.INSERT_VIP" : "0",
                "C_SELECT_XPM" : "0",
                "Clock_Enable_Type" : "Slave_Interface_Clock_Enable",
                "Clock_Type_AXI" : "Common_Clock",
                "DATA_WIDTH" : "64",
                "Data_Count" : "false",
                "Data_Count_Width" : "10",
                "Disable_Timing_Violations" : "false",
                "Disable_Timing_Violations_AXI" : "false",
                "Dout_Reset_Value" : "0",
                "Empty_Threshold_Assert_Value" : "4",
                "Empty_Threshold_Assert_Value_axis" : "1022",
                "Empty_Threshold_Assert_Value_rach" : "1022",
                "Empty_Threshold_Assert_Value_rdch" : "1022",
                "Empty_Threshold_Assert_Value_wach" : "1022",
                "Empty_Threshold_Assert_Value_wdch" : "1022",
                "Empty_Threshold_Assert_Value_wrch" : "1022",
                "Empty_Threshold_Negate_Value" : "5",
                "Enable_Common_Overflow" : "false",
                "Enable_Common_Underflow" : "false",
                "Enable_Data_Counts_axis" : "false",
                "Enable_Data_Counts_rach" : "false",
                "Enable_Data_Counts_rdch" : "false",
                "Enable_Data_Counts_wach" : "false",
                "Enable_Data_Counts_wdch" : "false",
                "Enable_Data_Counts_wrch" : "false",
                "Enable_ECC" : "false",
                "Enable_ECC_Type" : "Hard_ECC",
                "Enable_ECC_axis" : "false",
                "Enable_ECC_rach" : "false",
                "Enable_ECC_rdch" : "false",
                "Enable_ECC_wach" : "false",
                "Enable_ECC_wdch" : "false",
                "Enable_ECC_wrch" : "false",
                "Enable_Reset_Synchronization" : "true",
                "Enable_Safety_Circuit" : "false",
                "Enable_TLAST" : "false",
                "Enable_TREADY" : "true",
                "FIFO_Application_Type_axis" : "Data_FIFO",
                "FIFO_Application_Type_rach" : "Data_FIFO",
                "FIFO_Application_Type_rdch" : "Data_FIFO",
                "FIFO_Application_Type_wach" : "Data_FIFO",
                "FIFO_Application_Type_wdch" : "Data_FIFO",
                "FIFO_Application_Type_wrch" : "Data_FIFO",
                "FIFO_Implementation_axis" : "Common_Clock_Block_RAM",
                "FIFO_Implementation_rach" : "Common_Clock_Block_RAM",
                "FIFO_Implementation_rdch" : "Common_Clock_Block_RAM",
                "FIFO_Implementation_wach" : "Common_Clock_Block_RAM",
                "FIFO_Implementation_wdch" : "Common_Clock_Block_RAM",
                "FIFO_Implementation_wrch" : "Common_Clock_Block_RAM",
                "Fifo_Implementation" : "Independent_Clocks_Builtin_FIFO",
                "Full_Flags_Reset_Value" : "0",
                "Full_Threshold_Assert_Value" : "1022",
                "Full_Threshold_Assert_Value_axis" : "1023",
                "Full_Threshold_Assert_Value_rach" : "1023",
                "Full_Threshold_Assert_Value_rdch" : "1023",
                "Full_Threshold_Assert_Value_wach" : "1023",
                "Full_Threshold_Assert_Value_wdch" : "1023",
                "Full_Threshold_Assert_Value_wrch" : "1023",
                "Full_Threshold_Negate_Value" : "1020",
                "HAS_ACLKEN" : "false",
                "HAS_TKEEP" : "false",
                "HAS_TSTRB" : "false",
                "ID_WIDTH" : "0",
                "INTERFACE_TYPE" : "Native",
                "Inject_Dbit_Error" : "false",
                "Inject_Dbit_Error_axis" : "false",
                "Inject_Dbit_Error_rach" : "false",
                "Inject_Dbit_Error_rdch" : "false",
                "Inject_Dbit_Error_wach" : "false",
                "Inject_Dbit_Error_wdch" : "false",
                "Inject_Dbit_Error_wrch" : "false",
                "Inject_Sbit_Error" : "false",
                "Inject_Sbit_Error_axis" : "false",
                "Inject_Sbit_Error_rach" : "false",
                "Inject_Sbit_Error_rdch" : "false",
                "Inject_Sbit_Error_wach" : "false",
                "Inject_Sbit_Error_wdch" : "false",
                "Inject_Sbit_Error_wrch" : "false",
                "Input_Data_Width" : "60",
                "Input_Depth" : "1024",
                "Input_Depth_axis" : "1024",
                "Input_Depth_rach" : "16",
                "Input_Depth_rdch" : "1024",
                "Input_Depth_wach" : "16",
                "Input_Depth_wdch" : "1024",
                "Input_Depth_wrch" : "16",
                "MASTER_ACLK.FREQ_HZ" : "100000000",
                "MASTER_ACLK.INSERT_VIP" : "0",
                "M_AXI.INSERT_VIP" : "0",
                "M_AXIS.INSERT_VIP" : "0",
                "Master_interface_Clock_enable_memory_mapped" : "false",
                "Output_Data_Width" : "60",
                "Output_Depth" : "1024",
                "Output_Register_Type" : "Embedded_Reg",
                "Overflow_Flag" : "false",
                "Overflow_Flag_AXI" : "false",
                "Overflow_Sense" : "Active_High",
                "Overflow_Sense_AXI" : "Active_High",
                "PROTOCOL" : "AXI4",
                "Performance_Options" : "First_Word_Fall_Through",
                "Programmable_Empty_Type" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_axis" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_rach" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_rdch" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_wach" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_wdch" : "No_Programmable_Empty_Threshold",
                "Programmable_Empty_Type_wrch" : "No_Programmable_Empty_Threshold",
                "Programmable_Full_Type" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_axis" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_rach" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_rdch" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_wach" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_wdch" : "No_Programmable_Full_Threshold",
                "Programmable_Full_Type_wrch" : "No_Programmable_Full_Threshold",
                "READ_CLK.FREQ_HZ" : "74000000",
                "READ_CLK.INSERT_VIP" : "0",
                "READ_WRITE_MODE" : "READ_WRITE",
                "RUSER_Width" : "0",
                "Read_Clock_Frequency" : "74",
                "Read_Data_Count" : "false",
                "Read_Data_Count_Width" : "10",
                "Register_Slice_Mode_axis" : "Fully_Registered",
                "Register_Slice_Mode_rach" : "Fully_Registered",
                "Register_Slice_Mode_rdch" : "Fully_Registered",
                "Register_Slice_Mode_wach" : "Fully_Registered",
                "Register_Slice_Mode_wdch" : "Fully_Registered",
                "Register_Slice_Mode_wrch" : "Fully_Registered",
                "Reset_Pin" : "true",
                "Reset_Type" : "Synchronous_Reset",
                "SLAVE_ACLK.FREQ_HZ" : "100000000",
                "SLAVE_ACLK.INSERT_VIP" : "0",
                "SLAVE_ARESETN.INSERT_VIP" : "0",
                "S_AXI.INSERT_VIP" : "0",
                "S_AXIS.INSERT_VIP" : "0",
                "Slave_interface_Clock_enable_memory_mapped" : "false",
                "TDATA_NUM_BYTES" : "1",
                "TDEST_WIDTH" : "0",
                "TID_WIDTH" : "0",
                "TKEEP_WIDTH" : "1",
                "TSTRB_WIDTH" : "1",
                "TUSER_WIDTH" : "4",
                "Underflow_Flag" : "true",
                "Underflow_Flag_AXI" : "false",
                "Underflow_Sense" : "Active_High",
                "Underflow_Sense_AXI" : "Active_High",
                "Use_Dout_Reset" : "true",
                "Use_Embedded_Registers" : "false",
                "Use_Embedded_Registers_axis" : "false",
                "Use_Extra_Logic" : "false",
                "Valid_Flag" : "false",
                "Valid_Sense" : "Active_High",
                "WRITE_CLK.FREQ_HZ" : "148000000",
                "WRITE_CLK.INSERT_VIP" : "0",
                "WUSER_Width" : "0",
                "Write_Acknowledge_Flag" : "false",
                "Write_Acknowledge_Sense" : "Active_High",
                "Write_Clock_Frequency" : "148",
                "Write_Data_Count" : "false",
                "Write_Data_Count_Width" : "10",
                "asymmetric_port_width" : "false",
                "axis_type" : "FIFO",
                "dynamic_power_saving" : "false",
                "ecc_pipeline_reg" : "false",
                "enable_low_latency" : "true",
                "enable_read_pointer_increment_by2" : "false",
                "rach_type" : "FIFO",
                "rdch_type" : "FIFO",
                "synchronization_stages" : "2",
                "synchronization_stages_axi" : "2",
                "use_dout_register" : "false",
                "wach_type" : "FIFO",
                "wdch_type" : "FIFO",
                "wrch_type" : "FIFO"
            }
        }
    }
}