   1               		.file	"uart.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	uart_init
  12               	uart_init:
  13               	.LFB2:
  14               		.file 1 "uart.c"
   1:uart.c        **** 
   2:uart.c        **** /*
   3:uart.c        ****  * Copyright (c) 2006-2012 by Roland Riegel <feedback@roland-riegel.de>
   4:uart.c        ****  *
   5:uart.c        ****  * This file is free software; you can redistribute it and/or modify
   6:uart.c        ****  * it under the terms of the GNU General Public License version 2 as
   7:uart.c        ****  * published by the Free Software Foundation.
   8:uart.c        ****  */
   9:uart.c        **** 
  10:uart.c        **** #include <stdio.h>
  11:uart.c        **** #include <avr/interrupt.h>
  12:uart.c        **** #include <avr/io.h>
  13:uart.c        **** #include <avr/pgmspace.h>
  14:uart.c        **** #include <avr/sfr_defs.h>
  15:uart.c        **** #include <avr/sleep.h>
  16:uart.c        **** 
  17:uart.c        **** #include "uart.h"
  18:uart.c        **** 
  19:uart.c        **** /* some mcus have multiple uarts */
  20:uart.c        **** #ifdef UDR0
  21:uart.c        **** #define UBRRH UBRR0H
  22:uart.c        **** #define UBRRL UBRR0L
  23:uart.c        **** #define UDR UDR0
  24:uart.c        **** 
  25:uart.c        **** #define UCSRA UCSR0A
  26:uart.c        **** #define UDRE UDRE0
  27:uart.c        **** #define RXC RXC0
  28:uart.c        **** 
  29:uart.c        **** #define UCSRB UCSR0B
  30:uart.c        **** #define RXEN RXEN0
  31:uart.c        **** #define TXEN TXEN0
  32:uart.c        **** #define RXCIE RXCIE0
  33:uart.c        **** 
  34:uart.c        **** #define UCSRC UCSR0C
  35:uart.c        **** #define URSEL 
  36:uart.c        **** #define UCSZ0 UCSZ00
  37:uart.c        **** #define UCSZ1 UCSZ01
  38:uart.c        **** #define UCSRC_SELECT 0
  39:uart.c        **** #else
  40:uart.c        **** #define UCSRC_SELECT (1 << URSEL)
  41:uart.c        **** #endif
  42:uart.c        **** 
  43:uart.c        **** #ifndef USART_RXC_vect
  44:uart.c        **** #if defined(UART0_RX_vect)
  45:uart.c        **** #define USART_RXC_vect UART0_RX_vect
  46:uart.c        **** #elif defined(UART_RX_vect)
  47:uart.c        **** #define USART_RXC_vect UART_RX_vect
  48:uart.c        **** #elif defined(USART0_RX_vect)
  49:uart.c        **** #define USART_RXC_vect USART0_RX_vect
  50:uart.c        **** #elif defined(USART_RX_vect)
  51:uart.c        **** #define USART_RXC_vect USART_RX_vect
  52:uart.c        **** #elif defined(USART0_RXC_vect)
  53:uart.c        **** #define USART_RXC_vect USART0_RXC_vect
  54:uart.c        **** #elif defined(USART_RXC_vect)
  55:uart.c        **** #define USART_RXC_vect USART_RXC_vect
  56:uart.c        **** #else
  57:uart.c        **** #error "Uart receive complete interrupt not defined!"
  58:uart.c        **** #endif
  59:uart.c        **** #endif
  60:uart.c        **** 
  61:uart.c        **** #define F_CPU 8000000UL                 // set the CPU clock
  62:uart.c        **** #define BAUD 9600UL
  63:uart.c        **** #define UBRRVAL (F_CPU/(BAUD*8)-1)
  64:uart.c        **** #define USE_SLEEP 1
  65:uart.c        **** 
  66:uart.c        **** void uart_init()
  67:uart.c        **** {
  15               		.loc 1 67 1 view -0
  16               		.cfi_startproc
  17               	/* prologue: function */
  18               	/* frame size = 0 */
  19               	/* stack size = 0 */
  20               	.L__stack_usage = 0
  68:uart.c        ****     /* set baud rate */
  69:uart.c        ****     UBRRH = UBRRVAL >> 8;
  21               		.loc 1 69 5 view .LVU1
  22               		.loc 1 69 11 is_stmt 0 view .LVU2
  23 0000 1092 C500 		sts 197,__zero_reg__
  70:uart.c        ****     UBRRL = UBRRVAL & 0xff;
  24               		.loc 1 70 5 is_stmt 1 view .LVU3
  25               		.loc 1 70 11 is_stmt 0 view .LVU4
  26 0004 87E6      		ldi r24,lo8(103)
  27 0006 8093 C400 		sts 196,r24
  71:uart.c        ****     /* set frame format: 8 bit, no parity, 1 bit */
  72:uart.c        ****     UCSRC = UCSRC_SELECT | (1 << UCSZ1) | (1 << UCSZ0);
  28               		.loc 1 72 5 is_stmt 1 view .LVU5
  29               		.loc 1 72 11 is_stmt 0 view .LVU6
  30 000a 86E0      		ldi r24,lo8(6)
  31 000c 8093 C200 		sts 194,r24
  73:uart.c        ****     /* enable serial receiver and transmitter */
  74:uart.c        **** #if !USE_SLEEP
  75:uart.c        ****     UCSRB = (1 << RXEN) | (1 << TXEN);
  76:uart.c        **** #else
  77:uart.c        ****     UCSRB = (1 << RXEN) | (1 << TXEN) | (1 << RXCIE);
  32               		.loc 1 77 5 is_stmt 1 view .LVU7
  33               		.loc 1 77 11 is_stmt 0 view .LVU8
  34 0010 88E9      		ldi r24,lo8(-104)
  35 0012 8093 C100 		sts 193,r24
  36               	/* epilogue start */
  78:uart.c        **** #endif
  79:uart.c        **** }
  37               		.loc 1 79 1 view .LVU9
  38 0016 0895      		ret
  39               		.cfi_endproc
  40               	.LFE2:
  42               	.global	uart_putc
  44               	uart_putc:
  45               	.LVL0:
  46               	.LFB3:
  80:uart.c        **** 
  81:uart.c        **** void uart_putc(uint8_t c)
  82:uart.c        **** {
  47               		.loc 1 82 1 is_stmt 1 view -0
  48               		.cfi_startproc
  49               		.loc 1 82 1 is_stmt 0 view .LVU11
  50 0018 CF93      		push r28
  51               	.LCFI0:
  52               		.cfi_def_cfa_offset 3
  53               		.cfi_offset 28, -2
  54               	/* prologue: function */
  55               	/* frame size = 0 */
  56               	/* stack size = 1 */
  57               	.L__stack_usage = 1
  58 001a C82F      		mov r28,r24
  83:uart.c        ****     if(c == '\n')
  59               		.loc 1 83 5 is_stmt 1 view .LVU12
  60               		.loc 1 83 7 is_stmt 0 view .LVU13
  61 001c 8A30      		cpi r24,lo8(10)
  62 001e 01F4      		brne .L4
  84:uart.c        ****         uart_putc('\r');
  63               		.loc 1 84 9 is_stmt 1 view .LVU14
  64 0020 8DE0      		ldi r24,lo8(13)
  65               	.LVL1:
  66               		.loc 1 84 9 is_stmt 0 view .LVU15
  67 0022 0E94 0000 		call uart_putc
  68               	.LVL2:
  69               	.L4:
  85:uart.c        **** 
  86:uart.c        ****     /* wait until transmit buffer is empty */
  87:uart.c        ****     while(!(UCSRA & (1 << UDRE)));
  70               		.loc 1 87 34 is_stmt 1 discriminator 1 view .LVU16
  71               		.loc 1 87 13 is_stmt 0 discriminator 1 view .LVU17
  72 0026 8091 C000 		lds r24,192
  73               		.loc 1 87 10 discriminator 1 view .LVU18
  74 002a 85FF      		sbrs r24,5
  75 002c 00C0      		rjmp .L4
  88:uart.c        **** 
  89:uart.c        ****     /* send next byte */
  90:uart.c        ****     UDR = c;
  76               		.loc 1 90 5 is_stmt 1 view .LVU19
  77               		.loc 1 90 9 is_stmt 0 view .LVU20
  78 002e C093 C600 		sts 198,r28
  79               	/* epilogue start */
  91:uart.c        **** }
  80               		.loc 1 91 1 view .LVU21
  81 0032 CF91      		pop r28
  82               	.LVL3:
  83               		.loc 1 91 1 view .LVU22
  84 0034 0895      		ret
  85               		.cfi_endproc
  86               	.LFE3:
  88               	.global	uart_putc_hex
  90               	uart_putc_hex:
  91               	.LVL4:
  92               	.LFB4:
  92:uart.c        **** 
  93:uart.c        **** void uart_putc_hex(uint8_t b)
  94:uart.c        **** {
  93               		.loc 1 94 1 is_stmt 1 view -0
  94               		.cfi_startproc
  95               		.loc 1 94 1 is_stmt 0 view .LVU24
  96 0036 CF93      		push r28
  97               	.LCFI1:
  98               		.cfi_def_cfa_offset 3
  99               		.cfi_offset 28, -2
 100               	/* prologue: function */
 101               	/* frame size = 0 */
 102               	/* stack size = 1 */
 103               	.L__stack_usage = 1
 104 0038 C82F      		mov r28,r24
  95:uart.c        ****     /* upper nibble */
  96:uart.c        ****     if((b >> 4) < 0x0a)
 105               		.loc 1 96 5 is_stmt 1 view .LVU25
 106               		.loc 1 96 17 is_stmt 0 view .LVU26
 107 003a 8295      		swap r24
 108               	.LVL5:
 109               		.loc 1 96 17 view .LVU27
 110 003c 8F70      		andi r24,lo8(15)
 111               		.loc 1 96 7 view .LVU28
 112 003e 8A30      		cpi r24,lo8(10)
 113 0040 00F4      		brsh .L8
  97:uart.c        ****         uart_putc((b >> 4) + '0');
 114               		.loc 1 97 9 is_stmt 1 view .LVU29
 115 0042 805D      		subi r24,lo8(-(48))
 116               	.L11:
  98:uart.c        ****     else
  99:uart.c        ****         uart_putc((b >> 4) - 0x0a + 'a');
 117               		.loc 1 99 9 is_stmt 0 view .LVU30
 118 0044 0E94 0000 		call uart_putc
 119               	.LVL6:
 100:uart.c        **** 
 101:uart.c        ****     /* lower nibble */
 102:uart.c        ****     if((b & 0x0f) < 0x0a)
 120               		.loc 1 102 5 is_stmt 1 view .LVU31
 121 0048 8C2F      		mov r24,r28
 122 004a 8F70      		andi r24,lo8(15)
 123               		.loc 1 102 7 is_stmt 0 view .LVU32
 124 004c 8A30      		cpi r24,lo8(10)
 125 004e 00F4      		brsh .L10
 103:uart.c        ****         uart_putc((b & 0x0f) + '0');
 126               		.loc 1 103 9 is_stmt 1 view .LVU33
 127 0050 805D      		subi r24,lo8(-(48))
 128               	.L12:
 129               	/* epilogue start */
 104:uart.c        ****     else
 105:uart.c        ****         uart_putc((b & 0x0f) - 0x0a + 'a');
 106:uart.c        **** }
 130               		.loc 1 106 1 is_stmt 0 view .LVU34
 131 0052 CF91      		pop r28
 132               	.LVL7:
 105:uart.c        **** }
 133               		.loc 1 105 9 view .LVU35
 134 0054 0C94 0000 		jmp uart_putc
 135               	.LVL8:
 136               	.L8:
  99:uart.c        **** 
 137               		.loc 1 99 9 is_stmt 1 view .LVU36
 138 0058 895A      		subi r24,lo8(-(87))
 139 005a 00C0      		rjmp .L11
 140               	.L10:
 105:uart.c        **** }
 141               		.loc 1 105 9 view .LVU37
 142 005c 895A      		subi r24,lo8(-(87))
 143 005e 00C0      		rjmp .L12
 144               		.cfi_endproc
 145               	.LFE4:
 147               	.global	uart_putw_hex
 149               	uart_putw_hex:
 150               	.LVL9:
 151               	.LFB5:
 107:uart.c        **** 
 108:uart.c        **** void uart_putw_hex(uint16_t w)
 109:uart.c        **** {
 152               		.loc 1 109 1 view -0
 153               		.cfi_startproc
 154               		.loc 1 109 1 is_stmt 0 view .LVU39
 155 0060 CF93      		push r28
 156               	.LCFI2:
 157               		.cfi_def_cfa_offset 3
 158               		.cfi_offset 28, -2
 159               	/* prologue: function */
 160               	/* frame size = 0 */
 161               	/* stack size = 1 */
 162               	.L__stack_usage = 1
 163 0062 C82F      		mov r28,r24
 110:uart.c        ****     uart_putc_hex((uint8_t) (w >> 8));
 164               		.loc 1 110 5 is_stmt 1 view .LVU40
 165 0064 892F      		mov r24,r25
 166               	.LVL10:
 167               		.loc 1 110 5 is_stmt 0 view .LVU41
 168 0066 0E94 0000 		call uart_putc_hex
 169               	.LVL11:
 111:uart.c        ****     uart_putc_hex((uint8_t) (w & 0xff));
 170               		.loc 1 111 5 is_stmt 1 view .LVU42
 171 006a 8C2F      		mov r24,r28
 172               	/* epilogue start */
 112:uart.c        **** }
 173               		.loc 1 112 1 is_stmt 0 view .LVU43
 174 006c CF91      		pop r28
 111:uart.c        ****     uart_putc_hex((uint8_t) (w & 0xff));
 175               		.loc 1 111 5 view .LVU44
 176 006e 0C94 0000 		jmp uart_putc_hex
 177               	.LVL12:
 178               		.cfi_endproc
 179               	.LFE5:
 181               	.global	uart_putdw_hex
 183               	uart_putdw_hex:
 184               	.LVL13:
 185               	.LFB6:
 113:uart.c        **** 
 114:uart.c        **** void uart_putdw_hex(uint32_t dw)
 115:uart.c        **** {
 186               		.loc 1 115 1 is_stmt 1 view -0
 187               		.cfi_startproc
 188               		.loc 1 115 1 is_stmt 0 view .LVU46
 189 0072 CF92      		push r12
 190               	.LCFI3:
 191               		.cfi_def_cfa_offset 3
 192               		.cfi_offset 12, -2
 193 0074 DF92      		push r13
 194               	.LCFI4:
 195               		.cfi_def_cfa_offset 4
 196               		.cfi_offset 13, -3
 197 0076 EF92      		push r14
 198               	.LCFI5:
 199               		.cfi_def_cfa_offset 5
 200               		.cfi_offset 14, -4
 201 0078 FF92      		push r15
 202               	.LCFI6:
 203               		.cfi_def_cfa_offset 6
 204               		.cfi_offset 15, -5
 205               	/* prologue: function */
 206               	/* frame size = 0 */
 207               	/* stack size = 4 */
 208               	.L__stack_usage = 4
 209 007a 6B01      		movw r12,r22
 116:uart.c        ****     uart_putw_hex((uint16_t) (dw >> 16));
 210               		.loc 1 116 5 is_stmt 1 view .LVU47
 211 007c 0E94 0000 		call uart_putw_hex
 212               	.LVL14:
 117:uart.c        ****     uart_putw_hex((uint16_t) (dw & 0xffff));
 213               		.loc 1 117 5 view .LVU48
 214 0080 C601      		movw r24,r12
 215               	/* epilogue start */
 118:uart.c        **** }
 216               		.loc 1 118 1 is_stmt 0 view .LVU49
 217 0082 FF90      		pop r15
 218 0084 EF90      		pop r14
 219 0086 DF90      		pop r13
 220 0088 CF90      		pop r12
 117:uart.c        ****     uart_putw_hex((uint16_t) (dw & 0xffff));
 221               		.loc 1 117 5 view .LVU50
 222 008a 0C94 0000 		jmp uart_putw_hex
 223               	.LVL15:
 224               		.cfi_endproc
 225               	.LFE6:
 227               	.global	uart_putw_dec
 229               	uart_putw_dec:
 230               	.LVL16:
 231               	.LFB7:
 119:uart.c        **** 
 120:uart.c        **** void uart_putw_dec(uint16_t w)
 121:uart.c        **** {
 232               		.loc 1 121 1 is_stmt 1 view -0
 233               		.cfi_startproc
 234               		.loc 1 121 1 is_stmt 0 view .LVU52
 235 008e AF92      		push r10
 236               	.LCFI7:
 237               		.cfi_def_cfa_offset 3
 238               		.cfi_offset 10, -2
 239 0090 BF92      		push r11
 240               	.LCFI8:
 241               		.cfi_def_cfa_offset 4
 242               		.cfi_offset 11, -3
 243 0092 DF92      		push r13
 244               	.LCFI9:
 245               		.cfi_def_cfa_offset 5
 246               		.cfi_offset 13, -4
 247 0094 EF92      		push r14
 248               	.LCFI10:
 249               		.cfi_def_cfa_offset 6
 250               		.cfi_offset 14, -5
 251 0096 FF92      		push r15
 252               	.LCFI11:
 253               		.cfi_def_cfa_offset 7
 254               		.cfi_offset 15, -6
 255 0098 0F93      		push r16
 256               	.LCFI12:
 257               		.cfi_def_cfa_offset 8
 258               		.cfi_offset 16, -7
 259 009a 1F93      		push r17
 260               	.LCFI13:
 261               		.cfi_def_cfa_offset 9
 262               		.cfi_offset 17, -8
 263 009c CF93      		push r28
 264               	.LCFI14:
 265               		.cfi_def_cfa_offset 10
 266               		.cfi_offset 28, -9
 267 009e DF93      		push r29
 268               	.LCFI15:
 269               		.cfi_def_cfa_offset 11
 270               		.cfi_offset 29, -10
 271               	/* prologue: function */
 272               	/* frame size = 0 */
 273               	/* stack size = 9 */
 274               	.L__stack_usage = 9
 275 00a0 7C01      		movw r14,r24
 122:uart.c        ****     uint16_t num = 10000;
 276               		.loc 1 122 5 is_stmt 1 view .LVU53
 277               	.LVL17:
 123:uart.c        ****     uint8_t started = 0;
 278               		.loc 1 123 5 view .LVU54
 124:uart.c        **** 
 125:uart.c        ****     while(num > 0)
 279               		.loc 1 125 5 view .LVU55
 121:uart.c        ****     uint16_t num = 10000;
 280               		.loc 1 121 1 is_stmt 0 view .LVU56
 281 00a2 05E0      		ldi r16,lo8(5)
 282 00a4 10E0      		ldi r17,0
 123:uart.c        ****     uint8_t started = 0;
 283               		.loc 1 123 13 view .LVU57
 284 00a6 20E0      		ldi r18,0
 122:uart.c        ****     uint8_t started = 0;
 285               		.loc 1 122 14 view .LVU58
 286 00a8 C0E1      		ldi r28,lo8(16)
 287 00aa D7E2      		ldi r29,lo8(39)
 288               	.LBB2:
 126:uart.c        ****     {
 127:uart.c        ****         uint8_t b = w / num;
 128:uart.c        ****         if(b > 0 || started || num == 1)
 129:uart.c        ****         {
 130:uart.c        ****             uart_putc('0' + b);
 131:uart.c        ****             started = 1;
 132:uart.c        ****         }
 133:uart.c        ****         w -= b * num;
 134:uart.c        **** 
 135:uart.c        ****         num /= 10;
 289               		.loc 1 135 13 view .LVU59
 290 00ac 8AE0      		ldi r24,lo8(10)
 291 00ae A82E      		mov r10,r24
 292 00b0 B12C      		mov r11,__zero_reg__
 293               	.LVL18:
 294               	.L18:
 127:uart.c        ****         if(b > 0 || started || num == 1)
 295               		.loc 1 127 9 is_stmt 1 view .LVU60
 127:uart.c        ****         if(b > 0 || started || num == 1)
 296               		.loc 1 127 23 is_stmt 0 view .LVU61
 297 00b2 C701      		movw r24,r14
 298 00b4 BE01      		movw r22,r28
 299 00b6 0E94 0000 		call __udivmodhi4
 300 00ba D62E      		mov r13,r22
 301               	.LVL19:
 128:uart.c        ****         {
 302               		.loc 1 128 9 is_stmt 1 view .LVU62
 303 00bc 262B      		or r18,r22
 304               	.LVL20:
 128:uart.c        ****         {
 305               		.loc 1 128 11 is_stmt 0 view .LVU63
 306 00be 01F4      		brne .L16
 128:uart.c        ****         {
 307               		.loc 1 128 29 discriminator 2 view .LVU64
 308 00c0 C130      		cpi r28,1
 309 00c2 D105      		cpc r29,__zero_reg__
 310 00c4 01F4      		brne .L17
 311               	.L16:
 130:uart.c        ****             started = 1;
 312               		.loc 1 130 13 is_stmt 1 view .LVU65
 313 00c6 80E3      		ldi r24,lo8(48)
 314 00c8 8D0D      		add r24,r13
 315 00ca 0E94 0000 		call uart_putc
 316               	.LVL21:
 131:uart.c        ****         }
 317               		.loc 1 131 13 view .LVU66
 131:uart.c        ****         }
 318               		.loc 1 131 21 is_stmt 0 view .LVU67
 319 00ce 21E0      		ldi r18,lo8(1)
 320               	.LVL22:
 321               	.L17:
 133:uart.c        **** 
 322               		.loc 1 133 9 is_stmt 1 view .LVU68
 133:uart.c        **** 
 323               		.loc 1 133 16 is_stmt 0 view .LVU69
 324 00d0 DC9E      		mul r13,r28
 325 00d2 C001      		movw r24,r0
 326 00d4 DD9E      		mul r13,r29
 327 00d6 900D      		add r25,r0
 328 00d8 1124      		clr __zero_reg__
 133:uart.c        **** 
 329               		.loc 1 133 11 view .LVU70
 330 00da E81A      		sub r14,r24
 331 00dc F90A      		sbc r15,r25
 332               	.LVL23:
 333               		.loc 1 135 9 is_stmt 1 view .LVU71
 334               		.loc 1 135 13 is_stmt 0 view .LVU72
 335 00de CE01      		movw r24,r28
 336 00e0 B501      		movw r22,r10
 337 00e2 0E94 0000 		call __udivmodhi4
 338 00e6 EB01      		movw r28,r22
 339               	.LVL24:
 340               		.loc 1 135 13 view .LVU73
 341 00e8 0150      		subi r16,1
 342 00ea 1109      		sbc r17,__zero_reg__
 343               	.LBE2:
 125:uart.c        ****     {
 344               		.loc 1 125 10 view .LVU74
 345 00ec 01F4      		brne .L18
 346               	/* epilogue start */
 136:uart.c        ****     }
 137:uart.c        **** }
 347               		.loc 1 137 1 view .LVU75
 348 00ee DF91      		pop r29
 349 00f0 CF91      		pop r28
 350 00f2 1F91      		pop r17
 351 00f4 0F91      		pop r16
 352 00f6 FF90      		pop r15
 353 00f8 EF90      		pop r14
 354               	.LVL25:
 355               		.loc 1 137 1 view .LVU76
 356 00fa DF90      		pop r13
 357               	.LVL26:
 358               		.loc 1 137 1 view .LVU77
 359 00fc BF90      		pop r11
 360 00fe AF90      		pop r10
 361 0100 0895      		ret
 362               		.cfi_endproc
 363               	.LFE7:
 365               	.global	uart_putdw_dec
 367               	uart_putdw_dec:
 368               	.LVL27:
 369               	.LFB8:
 138:uart.c        **** 
 139:uart.c        **** void uart_putdw_dec(uint32_t dw)
 140:uart.c        **** {
 370               		.loc 1 140 1 is_stmt 1 view -0
 371               		.cfi_startproc
 372               		.loc 1 140 1 is_stmt 0 view .LVU79
 373 0102 4F92      		push r4
 374               	.LCFI16:
 375               		.cfi_def_cfa_offset 3
 376               		.cfi_offset 4, -2
 377 0104 5F92      		push r5
 378               	.LCFI17:
 379               		.cfi_def_cfa_offset 4
 380               		.cfi_offset 5, -3
 381 0106 6F92      		push r6
 382               	.LCFI18:
 383               		.cfi_def_cfa_offset 5
 384               		.cfi_offset 6, -4
 385 0108 7F92      		push r7
 386               	.LCFI19:
 387               		.cfi_def_cfa_offset 6
 388               		.cfi_offset 7, -5
 389 010a 8F92      		push r8
 390               	.LCFI20:
 391               		.cfi_def_cfa_offset 7
 392               		.cfi_offset 8, -6
 393 010c 9F92      		push r9
 394               	.LCFI21:
 395               		.cfi_def_cfa_offset 8
 396               		.cfi_offset 9, -7
 397 010e AF92      		push r10
 398               	.LCFI22:
 399               		.cfi_def_cfa_offset 9
 400               		.cfi_offset 10, -8
 401 0110 BF92      		push r11
 402               	.LCFI23:
 403               		.cfi_def_cfa_offset 10
 404               		.cfi_offset 11, -9
 405 0112 CF92      		push r12
 406               	.LCFI24:
 407               		.cfi_def_cfa_offset 11
 408               		.cfi_offset 12, -10
 409 0114 DF92      		push r13
 410               	.LCFI25:
 411               		.cfi_def_cfa_offset 12
 412               		.cfi_offset 13, -11
 413 0116 EF92      		push r14
 414               	.LCFI26:
 415               		.cfi_def_cfa_offset 13
 416               		.cfi_offset 14, -12
 417 0118 FF92      		push r15
 418               	.LCFI27:
 419               		.cfi_def_cfa_offset 14
 420               		.cfi_offset 15, -13
 421 011a 0F93      		push r16
 422               	.LCFI28:
 423               		.cfi_def_cfa_offset 15
 424               		.cfi_offset 16, -14
 425 011c 1F93      		push r17
 426               	.LCFI29:
 427               		.cfi_def_cfa_offset 16
 428               		.cfi_offset 17, -15
 429 011e CF93      		push r28
 430               	.LCFI30:
 431               		.cfi_def_cfa_offset 17
 432               		.cfi_offset 28, -16
 433 0120 DF93      		push r29
 434               	.LCFI31:
 435               		.cfi_def_cfa_offset 18
 436               		.cfi_offset 29, -17
 437               	/* prologue: function */
 438               	/* frame size = 0 */
 439               	/* stack size = 16 */
 440               	.L__stack_usage = 16
 441 0122 4B01      		movw r8,r22
 442 0124 5C01      		movw r10,r24
 141:uart.c        ****     uint32_t num = 1000000000;
 443               		.loc 1 141 5 is_stmt 1 view .LVU80
 444               	.LVL28:
 142:uart.c        ****     uint8_t started = 0;
 445               		.loc 1 142 5 view .LVU81
 143:uart.c        **** 
 144:uart.c        ****     while(num > 0)
 446               		.loc 1 144 5 view .LVU82
 140:uart.c        ****     uint32_t num = 1000000000;
 447               		.loc 1 140 1 is_stmt 0 view .LVU83
 448 0126 0AE0      		ldi r16,lo8(10)
 449 0128 10E0      		ldi r17,0
 142:uart.c        ****     uint8_t started = 0;
 450               		.loc 1 142 13 view .LVU84
 451 012a C0E0      		ldi r28,0
 141:uart.c        ****     uint8_t started = 0;
 452               		.loc 1 141 14 view .LVU85
 453 012c C12C      		mov r12,__zero_reg__
 454 012e 8AEC      		ldi r24,lo8(-54)
 455 0130 D82E      		mov r13,r24
 456 0132 8AE9      		ldi r24,lo8(-102)
 457 0134 E82E      		mov r14,r24
 458 0136 8BE3      		ldi r24,lo8(59)
 459 0138 F82E      		mov r15,r24
 460               	.LBB3:
 145:uart.c        ****     {
 146:uart.c        ****         uint8_t b = dw / num;
 147:uart.c        ****         if(b > 0 || started || num == 1)
 148:uart.c        ****         {
 149:uart.c        ****             uart_putc('0' + b);
 150:uart.c        ****             started = 1;
 151:uart.c        ****         }
 152:uart.c        ****         dw -= b * num;
 153:uart.c        **** 
 154:uart.c        ****         num /= 10;
 461               		.loc 1 154 13 view .LVU86
 462 013a 9AE0      		ldi r25,lo8(10)
 463 013c 492E      		mov r4,r25
 464 013e 512C      		mov r5,__zero_reg__
 465 0140 612C      		mov r6,__zero_reg__
 466 0142 712C      		mov r7,__zero_reg__
 467               	.LVL29:
 468               	.L23:
 146:uart.c        ****         if(b > 0 || started || num == 1)
 469               		.loc 1 146 9 is_stmt 1 view .LVU87
 146:uart.c        ****         if(b > 0 || started || num == 1)
 470               		.loc 1 146 24 is_stmt 0 view .LVU88
 471 0144 C501      		movw r24,r10
 472 0146 B401      		movw r22,r8
 473 0148 A701      		movw r20,r14
 474 014a 9601      		movw r18,r12
 475 014c 0E94 0000 		call __udivmodsi4
 476 0150 D22F      		mov r29,r18
 477               	.LVL30:
 147:uart.c        ****         {
 478               		.loc 1 147 9 is_stmt 1 view .LVU89
 479 0152 C22B      		or r28,r18
 480               	.LVL31:
 147:uart.c        ****         {
 481               		.loc 1 147 11 is_stmt 0 view .LVU90
 482 0154 01F4      		brne .L21
 147:uart.c        ****         {
 483               		.loc 1 147 29 discriminator 2 view .LVU91
 484 0156 81E0      		ldi r24,1
 485 0158 C816      		cp r12,r24
 486 015a D104      		cpc r13,__zero_reg__
 487 015c E104      		cpc r14,__zero_reg__
 488 015e F104      		cpc r15,__zero_reg__
 489 0160 01F4      		brne .L22
 490               	.L21:
 149:uart.c        ****             started = 1;
 491               		.loc 1 149 13 is_stmt 1 view .LVU92
 492 0162 80E3      		ldi r24,lo8(48)
 493 0164 8D0F      		add r24,r29
 494 0166 0E94 0000 		call uart_putc
 495               	.LVL32:
 150:uart.c        ****         }
 496               		.loc 1 150 13 view .LVU93
 150:uart.c        ****         }
 497               		.loc 1 150 21 is_stmt 0 view .LVU94
 498 016a C1E0      		ldi r28,lo8(1)
 499               	.LVL33:
 500               	.L22:
 152:uart.c        **** 
 501               		.loc 1 152 9 is_stmt 1 view .LVU95
 152:uart.c        **** 
 502               		.loc 1 152 17 is_stmt 0 view .LVU96
 503 016c AD2F      		mov r26,r29
 504 016e B0E0      		ldi r27,0
 505 0170 A701      		movw r20,r14
 506 0172 9601      		movw r18,r12
 507 0174 0E94 0000 		call __muluhisi3
 152:uart.c        **** 
 508               		.loc 1 152 12 view .LVU97
 509 0178 861A      		sub r8,r22
 510 017a 970A      		sbc r9,r23
 511 017c A80A      		sbc r10,r24
 512 017e B90A      		sbc r11,r25
 513               	.LVL34:
 514               		.loc 1 154 9 is_stmt 1 view .LVU98
 515               		.loc 1 154 13 is_stmt 0 view .LVU99
 516 0180 C701      		movw r24,r14
 517 0182 B601      		movw r22,r12
 518 0184 A301      		movw r20,r6
 519 0186 9201      		movw r18,r4
 520 0188 0E94 0000 		call __udivmodsi4
 521 018c 6901      		movw r12,r18
 522               	.LVL35:
 523               		.loc 1 154 13 view .LVU100
 524 018e 7A01      		movw r14,r20
 525               		.loc 1 154 13 view .LVU101
 526 0190 0150      		subi r16,1
 527 0192 1109      		sbc r17,__zero_reg__
 528               	.LBE3:
 144:uart.c        ****     {
 529               		.loc 1 144 10 view .LVU102
 530 0194 01F4      		brne .L23
 531               	/* epilogue start */
 155:uart.c        ****     }
 156:uart.c        **** }
 532               		.loc 1 156 1 view .LVU103
 533 0196 DF91      		pop r29
 534               	.LVL36:
 535               		.loc 1 156 1 view .LVU104
 536 0198 CF91      		pop r28
 537               	.LVL37:
 538               		.loc 1 156 1 view .LVU105
 539 019a 1F91      		pop r17
 540 019c 0F91      		pop r16
 541 019e FF90      		pop r15
 542 01a0 EF90      		pop r14
 543 01a2 DF90      		pop r13
 544 01a4 CF90      		pop r12
 545 01a6 BF90      		pop r11
 546 01a8 AF90      		pop r10
 547 01aa 9F90      		pop r9
 548 01ac 8F90      		pop r8
 549               	.LVL38:
 550               		.loc 1 156 1 view .LVU106
 551 01ae 7F90      		pop r7
 552 01b0 6F90      		pop r6
 553 01b2 5F90      		pop r5
 554 01b4 4F90      		pop r4
 555 01b6 0895      		ret
 556               		.cfi_endproc
 557               	.LFE8:
 559               	.global	uart_puts
 561               	uart_puts:
 562               	.LVL39:
 563               	.LFB9:
 157:uart.c        **** 
 158:uart.c        **** void uart_puts(const char* str)
 159:uart.c        **** {
 564               		.loc 1 159 1 is_stmt 1 view -0
 565               		.cfi_startproc
 566               		.loc 1 159 1 is_stmt 0 view .LVU108
 567 01b8 CF93      		push r28
 568               	.LCFI32:
 569               		.cfi_def_cfa_offset 3
 570               		.cfi_offset 28, -2
 571 01ba DF93      		push r29
 572               	.LCFI33:
 573               		.cfi_def_cfa_offset 4
 574               		.cfi_offset 29, -3
 575               	/* prologue: function */
 576               	/* frame size = 0 */
 577               	/* stack size = 2 */
 578               	.L__stack_usage = 2
 579 01bc EC01      		movw r28,r24
 160:uart.c        ****     while(*str)
 580               		.loc 1 160 5 is_stmt 1 view .LVU109
 581               	.LVL40:
 582               	.L26:
 583               		.loc 1 160 11 is_stmt 0 view .LVU110
 584 01be 8991      		ld r24,Y+
 585               	.LVL41:
 586               		.loc 1 160 10 view .LVU111
 587 01c0 8111      		cpse r24,__zero_reg__
 588 01c2 00C0      		rjmp .L27
 589               	/* epilogue start */
 161:uart.c        ****         uart_putc(*str++);
 162:uart.c        **** }
 590               		.loc 1 162 1 view .LVU112
 591 01c4 DF91      		pop r29
 592 01c6 CF91      		pop r28
 593               	.LVL42:
 594               		.loc 1 162 1 view .LVU113
 595 01c8 0895      		ret
 596               	.LVL43:
 597               	.L27:
 161:uart.c        ****         uart_putc(*str++);
 598               		.loc 1 161 9 is_stmt 1 view .LVU114
 161:uart.c        ****         uart_putc(*str++);
 599               		.loc 1 161 9 is_stmt 0 view .LVU115
 600 01ca 0E94 0000 		call uart_putc
 601               	.LVL44:
 602 01ce 00C0      		rjmp .L26
 603               		.cfi_endproc
 604               	.LFE9:
 606               	.global	uart_puts_p
 608               	uart_puts_p:
 609               	.LVL45:
 610               	.LFB10:
 163:uart.c        **** 
 164:uart.c        **** void uart_puts_p(PGM_P str)
 165:uart.c        **** {
 611               		.loc 1 165 1 is_stmt 1 view -0
 612               		.cfi_startproc
 613               		.loc 1 165 1 is_stmt 0 view .LVU117
 614 01d0 CF93      		push r28
 615               	.LCFI34:
 616               		.cfi_def_cfa_offset 3
 617               		.cfi_offset 28, -2
 618 01d2 DF93      		push r29
 619               	.LCFI35:
 620               		.cfi_def_cfa_offset 4
 621               		.cfi_offset 29, -3
 622               	/* prologue: function */
 623               	/* frame size = 0 */
 624               	/* stack size = 2 */
 625               	.L__stack_usage = 2
 626 01d4 EC01      		movw r28,r24
 627               	.LVL46:
 628               	.L30:
 166:uart.c        ****     while(1)
 629               		.loc 1 166 5 is_stmt 1 view .LVU118
 630               	.LBB4:
 167:uart.c        ****     {
 168:uart.c        ****         uint8_t b = pgm_read_byte_near(str++);
 631               		.loc 1 168 9 view .LVU119
 632               	.LBB5:
 633               		.loc 1 168 21 view .LVU120
 634               		.loc 1 168 21 view .LVU121
 635               		.loc 1 168 21 view .LVU122
 636 01d6 FE01      		movw r30,r28
 637               	/* #APP */
 638               	 ;  168 "uart.c" 1
 639 01d8 8491      		lpm r24, Z
 640               		
 641               	 ;  0 "" 2
 642               	.LVL47:
 643               		.loc 1 168 21 view .LVU123
 644               		.loc 1 168 21 is_stmt 0 view .LVU124
 645               	/* #NOAPP */
 646               	.LBE5:
 169:uart.c        ****         if(!b)
 647               		.loc 1 169 9 is_stmt 1 view .LVU125
 648 01da 2196      		adiw r28,1
 649               	.LVL48:
 650               		.loc 1 169 11 is_stmt 0 view .LVU126
 651 01dc 8823      		tst r24
 652 01de 01F0      		breq .L28
 170:uart.c        ****             break;
 171:uart.c        **** 
 172:uart.c        ****         uart_putc(b);
 653               		.loc 1 172 9 is_stmt 1 view .LVU127
 654 01e0 0E94 0000 		call uart_putc
 655               	.LVL49:
 656               		.loc 1 172 9 is_stmt 0 view .LVU128
 657               	.LBE4:
 167:uart.c        ****         uint8_t b = pgm_read_byte_near(str++);
 658               		.loc 1 167 5 view .LVU129
 659 01e4 00C0      		rjmp .L30
 660               	.LVL50:
 661               	.L28:
 662               	/* epilogue start */
 173:uart.c        ****     }
 174:uart.c        **** }
 663               		.loc 1 174 1 view .LVU130
 664 01e6 DF91      		pop r29
 665 01e8 CF91      		pop r28
 666               	.LVL51:
 667               		.loc 1 174 1 view .LVU131
 668 01ea 0895      		ret
 669               		.cfi_endproc
 670               	.LFE10:
 672               	.global	uart_getc
 674               	uart_getc:
 675               	.LFB11:
 175:uart.c        **** 
 176:uart.c        **** uint8_t uart_getc()
 177:uart.c        **** {
 676               		.loc 1 177 1 is_stmt 1 view -0
 677               		.cfi_startproc
 678               	/* prologue: function */
 679               	/* frame size = 0 */
 680               	/* stack size = 0 */
 681               	.L__stack_usage = 0
 178:uart.c        ****     /* wait until receive buffer is full */
 179:uart.c        **** #if USE_SLEEP
 180:uart.c        ****     uint8_t sreg = SREG;
 682               		.loc 1 180 5 view .LVU133
 683               		.loc 1 180 13 is_stmt 0 view .LVU134
 684 01ec 9FB7      		in r25,__SREG__
 685               	.LVL52:
 181:uart.c        ****     sei();
 686               		.loc 1 181 5 is_stmt 1 view .LVU135
 687               	/* #APP */
 688               	 ;  181 "uart.c" 1
 689 01ee 7894      		sei
 690               	 ;  0 "" 2
 182:uart.c        **** 
 183:uart.c        ****     while(!(UCSRA & (1 << RXC)))
 691               		.loc 1 183 5 view .LVU136
 692               	/* #NOAPP */
 693               	.L32:
 694               		.loc 1 183 13 is_stmt 0 view .LVU137
 695 01f0 8091 C000 		lds r24,192
 696               		.loc 1 183 10 view .LVU138
 697 01f4 87FF      		sbrs r24,7
 698 01f6 00C0      		rjmp .L33
 184:uart.c        ****         sleep_mode();
 185:uart.c        **** 
 186:uart.c        ****     SREG = sreg;
 699               		.loc 1 186 5 is_stmt 1 view .LVU139
 700               		.loc 1 186 10 is_stmt 0 view .LVU140
 701 01f8 9FBF      		out __SREG__,r25
 187:uart.c        **** #else
 188:uart.c        ****     while(!(UCSRA & (1 << RXC)));
 189:uart.c        **** #endif
 190:uart.c        **** 
 191:uart.c        ****     uint8_t b = UDR;
 702               		.loc 1 191 5 is_stmt 1 view .LVU141
 703               		.loc 1 191 13 is_stmt 0 view .LVU142
 704 01fa 8091 C600 		lds r24,198
 705               	.LVL53:
 192:uart.c        ****     if(b == '\r')
 706               		.loc 1 192 5 is_stmt 1 view .LVU143
 707               		.loc 1 192 7 is_stmt 0 view .LVU144
 708 01fe 8D30      		cpi r24,lo8(13)
 709 0200 01F4      		brne .L31
 193:uart.c        ****         b = '\n';
 710               		.loc 1 193 11 view .LVU145
 711 0202 8AE0      		ldi r24,lo8(10)
 712               	.LVL54:
 194:uart.c        **** 
 195:uart.c        ****     return b;
 713               		.loc 1 195 5 is_stmt 1 view .LVU146
 714               	.L31:
 715               	/* epilogue start */
 196:uart.c        **** }
 716               		.loc 1 196 1 is_stmt 0 view .LVU147
 717 0204 0895      		ret
 718               	.L33:
 184:uart.c        **** 
 719               		.loc 1 184 9 is_stmt 1 view .LVU148
 184:uart.c        **** 
 720               		.loc 1 184 9 view .LVU149
 184:uart.c        **** 
 721               		.loc 1 184 9 view .LVU150
 722 0206 83B7      		in r24,0x33
 723 0208 8160      		ori r24,lo8(1)
 724 020a 83BF      		out 0x33,r24
 184:uart.c        **** 
 725               		.loc 1 184 9 view .LVU151
 184:uart.c        **** 
 726               		.loc 1 184 9 view .LVU152
 727               	/* #APP */
 728               	 ;  184 "uart.c" 1
 729 020c 8895      		sleep
 730               		
 731               	 ;  0 "" 2
 184:uart.c        **** 
 732               		.loc 1 184 9 view .LVU153
 184:uart.c        **** 
 733               		.loc 1 184 9 view .LVU154
 734               	/* #NOAPP */
 735 020e 83B7      		in r24,0x33
 736 0210 8E7F      		andi r24,lo8(-2)
 737 0212 83BF      		out 0x33,r24
 738 0214 00C0      		rjmp .L32
 739               		.cfi_endproc
 740               	.LFE11:
 742               	.global	__vector_18
 744               	__vector_18:
 745               	.LFB12:
 197:uart.c        **** 
 198:uart.c        **** EMPTY_INTERRUPT(USART_RXC_vect)
 746               		.loc 1 198 1 view -0
 747               		.cfi_startproc
 748               	/* prologue: naked */
 749               	/* frame size = 0 */
 750               	/* stack size = 0 */
 751               	.L__stack_usage = 0
 752               		.loc 1 198 1 view .LVU156
 753               	/* #APP */
 754               	 ;  198 "uart.c" 1
 755 0216 1895      		reti
 756               	 ;  0 "" 2
 757               	/* #NOAPP */
 758               	/* epilogue start */
 759               		.cfi_endproc
 760               	.LFE12:
 762               	.Letext0:
 763               		.file 2 "/usr/avr/include/stdint.h"
 764               		.file 3 "/usr/avr/include/stdio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 uart.c
     /tmp/ccaAwt3s.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/ccaAwt3s.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/ccaAwt3s.s:4      *ABS*:000000000000003f __SREG__
     /tmp/ccaAwt3s.s:5      *ABS*:0000000000000000 __tmp_reg__
     /tmp/ccaAwt3s.s:6      *ABS*:0000000000000001 __zero_reg__
     /tmp/ccaAwt3s.s:12     .text:0000000000000000 uart_init
     /tmp/ccaAwt3s.s:44     .text:0000000000000018 uart_putc
     /tmp/ccaAwt3s.s:90     .text:0000000000000036 uart_putc_hex
     /tmp/ccaAwt3s.s:149    .text:0000000000000060 uart_putw_hex
     /tmp/ccaAwt3s.s:183    .text:0000000000000072 uart_putdw_hex
     /tmp/ccaAwt3s.s:229    .text:000000000000008e uart_putw_dec
     /tmp/ccaAwt3s.s:367    .text:0000000000000102 uart_putdw_dec
     /tmp/ccaAwt3s.s:561    .text:00000000000001b8 uart_puts
     /tmp/ccaAwt3s.s:608    .text:00000000000001d0 uart_puts_p
     /tmp/ccaAwt3s.s:674    .text:00000000000001ec uart_getc
     /tmp/ccaAwt3s.s:744    .text:0000000000000216 __vector_18

UNDEFINED SYMBOLS
__udivmodhi4
__udivmodsi4
__muluhisi3
