<html><body><samp><pre>
<!@TC:1567454350>
<a name=compilerReport237></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1567454350> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport238></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1567454350> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1567454350> | Setting time resolution to ps
@N: : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:53:7:53:17:@N::@XP_MSG">top_lvr_fw.vhd(53)</a><!@TM:1567454350> | Top entity is set to top_lvr_fw.
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\misc.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd changed - recompiling
File C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd changed - recompiling
File C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\Slow_PulseEn_Gen.vhd changed - recompiling
File C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\spi_slave.vhd changed - recompiling
File C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1567454350> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:53:7:53:17:@N:CD630:@XP_MSG">top_lvr_fw.vhd(53)</a><!@TM:1567454350> | Synthesizing work.top_lvr_fw.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:32:7:32:15:@N:CD630:@XP_MSG">IIR_FILT.vhd(32)</a><!@TM:1567454350> | Synthesizing work.iir_filt.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:73:23:73:25:@N:CD233:@XP_MSG">IIR_FILT.vhd(73)</a><!@TM:1567454350> | Using sequential encoding for type threshold_state.
Post processing for work.iir_filt.rtl
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:85:4:85:6:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1567454350> | All reachable assignments to SUM_IN_A(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:85:4:85:6:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1567454350> | All reachable assignments to SUM_IN_A(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:85:4:85:6:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1567454350> | All reachable assignments to SUM_IN_A(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:85:4:85:6:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1567454350> | All reachable assignments to SUM_IN_A(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\Slow_PulseEn_Gen.vhd:35:7:35:24:@N:CD630:@XP_MSG">Slow_PulseEn_Gen.vhd(35)</a><!@TM:1567454350> | Synthesizing work.slow_pulse_en_gen.rtl.
Post processing for work.slow_pulse_en_gen.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:55:7:55:25:@N:CD630:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(55)</a><!@TM:1567454350> | Synthesizing work.main_sequencer_new.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:99:19:99:21:@N:CD231:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(99)</a><!@TM:1567454350> | Using onehot encoding for type seq_sm_states. For example, enumeration init is mapped to "1000000000".
Post processing for work.main_sequencer_new.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL169:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1567454350> | Pruning unused register PREV_M_CH_EN_3(1 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\spi_slave.vhd:35:7:35:16:@N:CD630:@XP_MSG">spi_slave.vhd(35)</a><!@TM:1567454350> | Synthesizing work.spi_slave.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\spi_slave.vhd:78:21:78:23:@N:CD231:@XP_MSG">spi_slave.vhd(78)</a><!@TM:1567454350> | Using onehot encoding for type spi_sm_states. For example, enumeration init is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\spi_slave.vhd:355:6:355:20:@N:CD604:@XP_MSG">spi_slave.vhd(355)</a><!@TM:1567454350> | OTHERS clause is not synthesized.
Post processing for work.spi_slave.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd:797:10:797:16:@N:CD630:@XP_MSG">proasic3.vhd(797)</a><!@TM:1567454350> | Synthesizing proasic3.clkbuf.syn_black_box.
Post processing for proasic3.clkbuf.syn_black_box
Post processing for work.top_lvr_fw.rtl
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:105:4:105:18:@W:CL240:@XP_MSG">top_lvr_fw.vhd(105)</a><!@TM:1567454350> | Signal POR_OUT_TO_SCA is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:418:4:418:6:@W:CL169:@XP_MSG">top_lvr_fw.vhd(418)</a><!@TM:1567454350> | Pruning unused register VAL_STDBY_OFFB_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:418:4:418:6:@W:CL169:@XP_MSG">top_lvr_fw.vhd(418)</a><!@TM:1567454350> | Pruning unused register DC50_TEST_STRB_2. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\spi_slave.vhd:232:4:232:6:@N:CL201:@XP_MSG">spi_slave.vhd(232)</a><!@TM:1567454350> | Trying to extract state machine for register SPI_SM.
Extracted state machine for register SPI_SM
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@N:CL201:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1567454350> | Trying to extract state machine for register SEQUENCER_STATE.
Extracted state machine for register SEQUENCER_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL260:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1567454350> | Pruning register bit 1 of CH_IAUX_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL260:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1567454350> | Pruning register bit 1 of CH_MREG_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\MAIN_SEQUENCER_NEW.vhd:61:2:61:15:@N:CL159:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(61)</a><!@TM:1567454350> | Input CMND_WORD_STB is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\IIR_FILT.vhd:85:4:85:6:@N:CL201:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1567454350> | Trying to extract state machine for register THRESH_VAL.
Extracted state machine for register THRESH_VAL
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:418:4:418:6:@W:CL279:@XP_MSG">top_lvr_fw.vhd(418)</a><!@TM:1567454350> | Pruning register bits 7 to 5 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:418:4:418:6:@W:CL279:@XP_MSG">top_lvr_fw.vhd(418)</a><!@TM:1567454350> | Pruning register bits 3 to 1 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:72:4:72:15:@N:CL159:@XP_MSG">top_lvr_fw.vhd(72)</a><!@TM:1567454350> | Input MODE_WDT_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:74:4:74:19:@N:CL159:@XP_MSG">top_lvr_fw.vhd(74)</a><!@TM:1567454350> | Input MODE_DIAG_NORMB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:88:4:88:20:@N:CL159:@XP_MSG">top_lvr_fw.vhd(88)</a><!@TM:1567454350> | Input TEMP_FAILSAFE_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:92:4:92:11:@N:CL159:@XP_MSG">top_lvr_fw.vhd(92)</a><!@TM:1567454350> | Input RX_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:98:4:98:12:@N:CL159:@XP_MSG">top_lvr_fw.vhd(98)</a><!@TM:1567454350> | Input ADDR_SEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:134:4:134:12:@N:CL159:@XP_MSG">top_lvr_fw.vhd(134)</a><!@TM:1567454350> | Input UNUSED_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:135:4:135:12:@N:CL159:@XP_MSG">top_lvr_fw.vhd(135)</a><!@TM:1567454350> | Input UNUSED_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:136:4:136:16:@N:CL159:@XP_MSG">top_lvr_fw.vhd(136)</a><!@TM:1567454350> | Input J11_25_TCONN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\UMD_WORK\19-08-28_lvr_fw\lvr_fw_manuel\hdl\top_lvr_fw.vhd:137:4:137:16:@N:CL159:@XP_MSG">top_lvr_fw.vhd(137)</a><!@TM:1567454350> | Input J11_27_TCONN is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 02 13:59:10 2019

###########################################################]
<a name=compilerReport239></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1567454350> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 02 13:59:10 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 02 13:59:10 2019

###########################################################]

</pre></samp></body></html>
