
Boat_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a1c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08007bac  08007bac  00008bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fd8  08007fd8  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007fd8  08007fd8  00008fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fe0  08007fe0  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fe0  08007fe0  00008fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fe4  08007fe4  00008fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007fe8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000068  08008050  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  08008050  00009444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d03  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002711  00000000  00000000  0001ad9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e0  00000000  00000000  0001d4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d46  00000000  00000000  0001e590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e58  00000000  00000000  0001f2d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001357c  00000000  00000000  0004712e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4bd4  00000000  00000000  0005a6aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f27e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052f4  00000000  00000000  0014f2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001545b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b94 	.word	0x08007b94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007b94 	.word	0x08007b94

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	@ (80005cc <__io_putchar+0x20>)
 80005be:	f003 ff1f 	bl	8004400 <HAL_UART_Transmit>
    return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000158 	.word	0x20000158

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d4:	f001 f8e6 	bl	80017a4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d8:	f000 f832 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005dc:	f000 f97a 	bl	80008d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e0:	f000 f918 	bl	8000814 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005e4:	f000 f946 	bl	8000874 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80005e8:	f000 f8e4 	bl	80007b4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80005ec:	f000 f87a 	bl	80006e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(1000); // wait for modules to boot
 80005f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005f4:	f001 f952 	bl	800189c <HAL_Delay>

  printf("Initializing LoRa module...\r\n");
 80005f8:	480d      	ldr	r0, [pc, #52]	@ (8000630 <main+0x60>)
 80005fa:	f005 fd8b 	bl	8006114 <puts>

  #ifdef NODE_ALPHA
  HAL_UART_AbortReceive_IT(&huart1);  // Stop interrupt
 80005fe:	480d      	ldr	r0, [pc, #52]	@ (8000634 <main+0x64>)
 8000600:	f004 f89c 	bl	800473c <HAL_UART_AbortReceive_IT>
  LoRa_Init(&huart1, 1);              // Do blocking init
 8000604:	2101      	movs	r1, #1
 8000606:	480b      	ldr	r0, [pc, #44]	@ (8000634 <main+0x64>)
 8000608:	f000 fc08 	bl	8000e1c <LoRa_Init>
  LoRa_StartReceive_IT(&huart1);      // Re-enable interrupt mode
 800060c:	4809      	ldr	r0, [pc, #36]	@ (8000634 <main+0x64>)
 800060e:	f000 fd13 	bl	8001038 <LoRa_StartReceive_IT>

  #ifdef NODE_BETA
  LoRa_Init(&huart3, 2);  // Beta has address 2
  #endif

  printf("LoRa init complete.\r\n");
 8000612:	4809      	ldr	r0, [pc, #36]	@ (8000638 <main+0x68>)
 8000614:	f005 fd7e 	bl	8006114 <puts>

  Pump_Init();
 8000618:	f000 fdd6 	bl	80011c8 <Pump_Init>


  // Initialize the motors.
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800061c:	2100      	movs	r1, #0
 800061e:	4807      	ldr	r0, [pc, #28]	@ (800063c <main+0x6c>)
 8000620:	f003 f85c 	bl	80036dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000624:	2104      	movs	r1, #4
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <main+0x6c>)
 8000628:	f003 f858 	bl	80036dc <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <main+0x5c>
 8000630:	08007bac 	.word	0x08007bac
 8000634:	200000d0 	.word	0x200000d0
 8000638:	08007bcc 	.word	0x08007bcc
 800063c:	20000084 	.word	0x20000084

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b096      	sub	sp, #88	@ 0x58
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	2244      	movs	r2, #68	@ 0x44
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f005 fea4 	bl	800639c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	463b      	mov	r3, r7
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]
 8000660:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000662:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000666:	f001 fccf 	bl	8002008 <HAL_PWREx_ControlVoltageScaling>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000670:	f000 fda4 	bl	80011bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000674:	2302      	movs	r3, #2
 8000676:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800067c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067e:	2310      	movs	r3, #16
 8000680:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000682:	2302      	movs	r3, #2
 8000684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000686:	2302      	movs	r3, #2
 8000688:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800068e:	230a      	movs	r3, #10
 8000690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000692:	2307      	movs	r3, #7
 8000694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000696:	2302      	movs	r3, #2
 8000698:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 fd06 	bl	80020b4 <HAL_RCC_OscConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006ae:	f000 fd85 	bl	80011bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	230f      	movs	r3, #15
 80006b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b6:	2303      	movs	r3, #3
 80006b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	2104      	movs	r1, #4
 80006ca:	4618      	mov	r0, r3
 80006cc:	f002 f8ce 	bl	800286c <HAL_RCC_ClockConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006d6:	f000 fd71 	bl	80011bc <Error_Handler>
  }
}
 80006da:	bf00      	nop
 80006dc:	3758      	adds	r7, #88	@ 0x58
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
	...

080006e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08a      	sub	sp, #40	@ 0x28
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006f6:	463b      	mov	r3, r7
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
 8000704:	615a      	str	r2, [r3, #20]
 8000706:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000708:	4b28      	ldr	r3, [pc, #160]	@ (80007ac <MX_TIM3_Init+0xc8>)
 800070a:	4a29      	ldr	r2, [pc, #164]	@ (80007b0 <MX_TIM3_Init+0xcc>)
 800070c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1600-1;
 800070e:	4b27      	ldr	r3, [pc, #156]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000710:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000714:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000716:	4b25      	ldr	r3, [pc, #148]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800071c:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <MX_TIM3_Init+0xc8>)
 800071e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000722:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000724:	4b21      	ldr	r3, [pc, #132]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000726:	2200      	movs	r2, #0
 8000728:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800072a:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <MX_TIM3_Init+0xc8>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000730:	481e      	ldr	r0, [pc, #120]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000732:	f002 ff7b 	bl	800362c <HAL_TIM_PWM_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 800073c:	f000 fd3e 	bl	80011bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000744:	2300      	movs	r3, #0
 8000746:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000748:	f107 031c 	add.w	r3, r7, #28
 800074c:	4619      	mov	r1, r3
 800074e:	4817      	ldr	r0, [pc, #92]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000750:	f003 fd80 	bl	8004254 <HAL_TIMEx_MasterConfigSynchronization>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800075a:	f000 fd2f 	bl	80011bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800075e:	2360      	movs	r3, #96	@ 0x60
 8000760:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8000762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000766:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000768:	2300      	movs	r3, #0
 800076a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076c:	2300      	movs	r3, #0
 800076e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000770:	463b      	mov	r3, r7
 8000772:	2200      	movs	r2, #0
 8000774:	4619      	mov	r1, r3
 8000776:	480d      	ldr	r0, [pc, #52]	@ (80007ac <MX_TIM3_Init+0xc8>)
 8000778:	f003 f8b6 	bl	80038e8 <HAL_TIM_PWM_ConfigChannel>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8000782:	f000 fd1b 	bl	80011bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000786:	463b      	mov	r3, r7
 8000788:	2204      	movs	r2, #4
 800078a:	4619      	mov	r1, r3
 800078c:	4807      	ldr	r0, [pc, #28]	@ (80007ac <MX_TIM3_Init+0xc8>)
 800078e:	f003 f8ab 	bl	80038e8 <HAL_TIM_PWM_ConfigChannel>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000798:	f000 fd10 	bl	80011bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800079c:	4803      	ldr	r0, [pc, #12]	@ (80007ac <MX_TIM3_Init+0xc8>)
 800079e:	f000 fd8d 	bl	80012bc <HAL_TIM_MspPostInit>

}
 80007a2:	bf00      	nop
 80007a4:	3728      	adds	r7, #40	@ 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000084 	.word	0x20000084
 80007b0:	40000400 	.word	0x40000400

080007b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007b8:	4b14      	ldr	r3, [pc, #80]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007ba:	4a15      	ldr	r2, [pc, #84]	@ (8000810 <MX_USART1_UART_Init+0x5c>)
 80007bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007be:	4b13      	ldr	r3, [pc, #76]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007c6:	4b11      	ldr	r3, [pc, #68]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007da:	220c      	movs	r2, #12
 80007dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e4:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f0:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	@ (800080c <MX_USART1_UART_Init+0x58>)
 80007f8:	f003 fdb4 	bl	8004364 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000802:	f000 fcdb 	bl	80011bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000d0 	.word	0x200000d0
 8000810:	40013800 	.word	0x40013800

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_USART2_UART_Init+0x58>)
 800081a:	4a15      	ldr	r2, [pc, #84]	@ (8000870 <MX_USART2_UART_Init+0x5c>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b13      	ldr	r3, [pc, #76]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000820:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_USART2_UART_Init+0x58>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_USART2_UART_Init+0x58>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_USART2_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_USART2_UART_Init+0x58>)
 8000858:	f003 fd84 	bl	8004364 <HAL_UART_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000862:	f000 fcab 	bl	80011bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000158 	.word	0x20000158
 8000870:	40004400 	.word	0x40004400

08000874 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000878:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 800087a:	4a15      	ldr	r2, [pc, #84]	@ (80008d0 <MX_USART3_UART_Init+0x5c>)
 800087c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800087e:	4b13      	ldr	r3, [pc, #76]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000892:	4b0e      	ldr	r3, [pc, #56]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008b6:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_USART3_UART_Init+0x58>)
 80008b8:	f003 fd54 	bl	8004364 <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80008c2:	f000 fc7b 	bl	80011bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200001e0 	.word	0x200001e0
 80008d0:	40004800 	.word	0x40004800

080008d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	@ 0x28
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008da:	f107 0314 	add.w	r3, r7, #20
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ea:	4b4f      	ldr	r3, [pc, #316]	@ (8000a28 <MX_GPIO_Init+0x154>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a4e      	ldr	r2, [pc, #312]	@ (8000a28 <MX_GPIO_Init+0x154>)
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000a28 <MX_GPIO_Init+0x154>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0304 	and.w	r3, r3, #4
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000902:	4b49      	ldr	r3, [pc, #292]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000906:	4a48      	ldr	r2, [pc, #288]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000908:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800090c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090e:	4b46      	ldr	r3, [pc, #280]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091a:	4b43      	ldr	r3, [pc, #268]	@ (8000a28 <MX_GPIO_Init+0x154>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a42      	ldr	r2, [pc, #264]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000926:	4b40      	ldr	r3, [pc, #256]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000932:	4b3d      	ldr	r3, [pc, #244]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000936:	4a3c      	ldr	r2, [pc, #240]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000938:	f043 0302 	orr.w	r3, r3, #2
 800093c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a28 <MX_GPIO_Init+0x154>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000942:	f003 0302 	and.w	r3, r3, #2
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	2120      	movs	r1, #32
 800094e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000952:	f001 fb01 	bl	8001f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2180      	movs	r1, #128	@ 0x80
 800095a:	4834      	ldr	r0, [pc, #208]	@ (8000a2c <MX_GPIO_Init+0x158>)
 800095c:	f001 fafc 	bl	8001f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000966:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	4619      	mov	r1, r3
 8000976:	482e      	ldr	r0, [pc, #184]	@ (8000a30 <MX_GPIO_Init+0x15c>)
 8000978:	f001 f944 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : Forward_Pin Reverse_Pin Right_Pin Left_Pin
                           Pump_Button_Pin */
  GPIO_InitStruct.Pin = Forward_Pin|Reverse_Pin|Right_Pin|Left_Pin
 800097c:	234f      	movs	r3, #79	@ 0x4f
 800097e:	617b      	str	r3, [r7, #20]
                          |Pump_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000980:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000984:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000986:	2301      	movs	r3, #1
 8000988:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	4827      	ldr	r0, [pc, #156]	@ (8000a30 <MX_GPIO_Init+0x15c>)
 8000992:	f001 f937 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000996:	2320      	movs	r3, #32
 8000998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b0:	f001 f928 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pump_Control_Pin */
  GPIO_InitStruct.Pin = Pump_Control_Pin;
 80009b4:	2380      	movs	r3, #128	@ 0x80
 80009b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b8:	2301      	movs	r3, #1
 80009ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	2300      	movs	r3, #0
 80009c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Pump_Control_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	4818      	ldr	r0, [pc, #96]	@ (8000a2c <MX_GPIO_Init+0x158>)
 80009cc:	f001 f91a 	bl	8001c04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2100      	movs	r1, #0
 80009d4:	2006      	movs	r0, #6
 80009d6:	f001 f860 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009da:	2006      	movs	r0, #6
 80009dc:	f001 f879 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2007      	movs	r0, #7
 80009e6:	f001 f858 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80009ea:	2007      	movs	r0, #7
 80009ec:	f001 f871 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2100      	movs	r1, #0
 80009f4:	2008      	movs	r0, #8
 80009f6:	f001 f850 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80009fa:	2008      	movs	r0, #8
 80009fc:	f001 f869 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000a00:	2200      	movs	r2, #0
 8000a02:	2100      	movs	r1, #0
 8000a04:	2009      	movs	r0, #9
 8000a06:	f001 f848 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000a0a:	2009      	movs	r0, #9
 8000a0c:	f001 f861 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2100      	movs	r1, #0
 8000a14:	2017      	movs	r0, #23
 8000a16:	f001 f840 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a1a:	2017      	movs	r0, #23
 8000a1c:	f001 f859 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a20:	bf00      	nop
 8000a22:	3728      	adds	r7, #40	@ 0x28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	48000400 	.word	0x48000400
 8000a30:	48000800 	.word	0x48000800

08000a34 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)  // UART1 â†’ LoRa Alpha
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a20      	ldr	r2, [pc, #128]	@ (8000ac4 <HAL_UART_RxCpltCallback+0x90>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d139      	bne.n	8000aba <HAL_UART_RxCpltCallback+0x86>
    {
        char ch = uart1_byte;
 8000a46:	4b20      	ldr	r3, [pc, #128]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x94>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	73fb      	strb	r3, [r7, #15]

        // Store byte
        if (lora_rx_index < LORA_RX_BUF_LEN - 1) {
 8000a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a54:	d80a      	bhi.n	8000a6c <HAL_UART_RxCpltCallback+0x38>
            lora_rx_buffer[lora_rx_index++] = ch;
 8000a56:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	1c5a      	adds	r2, r3, #1
 8000a5e:	b291      	uxth	r1, r2
 8000a60:	4a1a      	ldr	r2, [pc, #104]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a62:	8011      	strh	r1, [r2, #0]
 8000a64:	4619      	mov	r1, r3
 8000a66:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x9c>)
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	5453      	strb	r3, [r2, r1]
        }

        // Check for line ending
        if (ch == '\n' && lora_rx_index >= 2 &&
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	2b0a      	cmp	r3, #10
 8000a70:	d11e      	bne.n	8000ab0 <HAL_UART_RxCpltCallback+0x7c>
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d919      	bls.n	8000ab0 <HAL_UART_RxCpltCallback+0x7c>
            lora_rx_buffer[lora_rx_index - 2] == '\r')
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	3b02      	subs	r3, #2
 8000a84:	4a12      	ldr	r2, [pc, #72]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x9c>)
 8000a86:	5cd3      	ldrb	r3, [r2, r3]
 8000a88:	b2db      	uxtb	r3, r3
        if (ch == '\n' && lora_rx_index >= 2 &&
 8000a8a:	2b0d      	cmp	r3, #13
 8000a8c:	d110      	bne.n	8000ab0 <HAL_UART_RxCpltCallback+0x7c>
        {
            lora_rx_buffer[lora_rx_index - 2] = '\0'; // terminate string
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	3b02      	subs	r3, #2
 8000a96:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x9c>)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	54d1      	strb	r1, [r2, r3]
            printf("LoRa Line: %s\r\n", lora_rx_buffer);
 8000a9c:	490c      	ldr	r1, [pc, #48]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x9c>)
 8000a9e:	480d      	ldr	r0, [pc, #52]	@ (8000ad4 <HAL_UART_RxCpltCallback+0xa0>)
 8000aa0:	f005 fad0 	bl	8006044 <iprintf>

            // Process it immediately
            LoRa_ProcessLine((char*)lora_rx_buffer);
 8000aa4:	480a      	ldr	r0, [pc, #40]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x9c>)
 8000aa6:	f000 f819 	bl	8000adc <LoRa_ProcessLine>

            lora_rx_index = 0; // reset for next line
 8000aaa:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <HAL_UART_RxCpltCallback+0x98>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	801a      	strh	r2, [r3, #0]
        }

        // Continue receiving next byte
        HAL_UART_Receive_IT(&huart1, &uart1_byte, 1);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4905      	ldr	r1, [pc, #20]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x94>)
 8000ab4:	4808      	ldr	r0, [pc, #32]	@ (8000ad8 <HAL_UART_RxCpltCallback+0xa4>)
 8000ab6:	f003 fdf5 	bl	80046a4 <HAL_UART_Receive_IT>
    }
}
 8000aba:	bf00      	nop
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40013800 	.word	0x40013800
 8000ac8:	20000268 	.word	0x20000268
 8000acc:	200002ec 	.word	0x200002ec
 8000ad0:	2000026c 	.word	0x2000026c
 8000ad4:	08007be4 	.word	0x08007be4
 8000ad8:	200000d0 	.word	0x200000d0

08000adc <LoRa_ProcessLine>:

void LoRa_ProcessLine(char *line)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b09a      	sub	sp, #104	@ 0x68
 8000ae0:	af04      	add	r7, sp, #16
 8000ae2:	6078      	str	r0, [r7, #4]
    if (strstr(line, "+RCV=") == line)
 8000ae4:	4943      	ldr	r1, [pc, #268]	@ (8000bf4 <LoRa_ProcessLine+0x118>)
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f005 fc8f 	bl	800640a <strstr>
 8000aec:	4602      	mov	r2, r0
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d17b      	bne.n	8000bec <LoRa_ProcessLine+0x110>
    {
        int sender, len, rssi, snr;
        char msg[64] = {0};
 8000af4:	f107 0308 	add.w	r3, r7, #8
 8000af8:	2240      	movs	r2, #64	@ 0x40
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f005 fc4d 	bl	800639c <memset>

        if (sscanf(line, "+RCV=%d,%d,%[^,],%d,%d", &sender, &len, msg, &rssi, &snr) == 5)
 8000b02:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000b06:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8000b0a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b0e:	9302      	str	r3, [sp, #8]
 8000b10:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	4936      	ldr	r1, [pc, #216]	@ (8000bf8 <LoRa_ProcessLine+0x11c>)
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f005 fb35 	bl	8006190 <siscanf>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b05      	cmp	r3, #5
 8000b2a:	d15f      	bne.n	8000bec <LoRa_ProcessLine+0x110>
        {
            msg[len] = '\0';
 8000b2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b2e:	3358      	adds	r3, #88	@ 0x58
 8000b30:	443b      	add	r3, r7
 8000b32:	2200      	movs	r2, #0
 8000b34:	f803 2c50 	strb.w	r2, [r3, #-80]
            printf("\r\n--- LoRa RX ---\r\n");
 8000b38:	4830      	ldr	r0, [pc, #192]	@ (8000bfc <LoRa_ProcessLine+0x120>)
 8000b3a:	f005 faeb 	bl	8006114 <puts>
            printf("  From: %d | RSSI: %d, SNR: %d\r\n", sender, rssi, snr);
 8000b3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000b40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b44:	482e      	ldr	r0, [pc, #184]	@ (8000c00 <LoRa_ProcessLine+0x124>)
 8000b46:	f005 fa7d 	bl	8006044 <iprintf>
            printf("  Payload: [%s]\r\n", msg);
 8000b4a:	f107 0308 	add.w	r3, r7, #8
 8000b4e:	4619      	mov	r1, r3
 8000b50:	482c      	ldr	r0, [pc, #176]	@ (8000c04 <LoRa_ProcessLine+0x128>)
 8000b52:	f005 fa77 	bl	8006044 <iprintf>

            if (strcasecmp(msg, "FORWARD") == 0) {
 8000b56:	f107 0308 	add.w	r3, r7, #8
 8000b5a:	492b      	ldr	r1, [pc, #172]	@ (8000c08 <LoRa_ProcessLine+0x12c>)
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f005 fc25 	bl	80063ac <strcasecmp>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d102      	bne.n	8000b6e <LoRa_ProcessLine+0x92>
                MotorControlFWD();
 8000b68:	f000 fa76 	bl	8001058 <MotorControlFWD>
			}
            else
                printf("  >> Unrecognized command\r\n");
        }
    }
}
 8000b6c:	e03e      	b.n	8000bec <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "STOP") == 0) {
 8000b6e:	f107 0308 	add.w	r3, r7, #8
 8000b72:	4926      	ldr	r1, [pc, #152]	@ (8000c0c <LoRa_ProcessLine+0x130>)
 8000b74:	4618      	mov	r0, r3
 8000b76:	f005 fc19 	bl	80063ac <strcasecmp>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d102      	bne.n	8000b86 <LoRa_ProcessLine+0xaa>
                MotorControlSTOP();
 8000b80:	f000 faae 	bl	80010e0 <MotorControlSTOP>
}
 8000b84:	e032      	b.n	8000bec <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "RIGHT") == 0) {
 8000b86:	f107 0308 	add.w	r3, r7, #8
 8000b8a:	4921      	ldr	r1, [pc, #132]	@ (8000c10 <LoRa_ProcessLine+0x134>)
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f005 fc0d 	bl	80063ac <strcasecmp>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <LoRa_ProcessLine+0xc2>
                MotorControlRIGHT();
 8000b98:	f000 fa94 	bl	80010c4 <MotorControlRIGHT>
}
 8000b9c:	e026      	b.n	8000bec <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "LEFT") == 0) {
 8000b9e:	f107 0308 	add.w	r3, r7, #8
 8000ba2:	491c      	ldr	r1, [pc, #112]	@ (8000c14 <LoRa_ProcessLine+0x138>)
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f005 fc01 	bl	80063ac <strcasecmp>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <LoRa_ProcessLine+0xda>
                MotorControlLEFT();
 8000bb0:	f000 fa7a 	bl	80010a8 <MotorControlLEFT>
}
 8000bb4:	e01a      	b.n	8000bec <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "REVERSE") == 0) {
 8000bb6:	f107 0308 	add.w	r3, r7, #8
 8000bba:	4917      	ldr	r1, [pc, #92]	@ (8000c18 <LoRa_ProcessLine+0x13c>)
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f005 fbf5 	bl	80063ac <strcasecmp>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d102      	bne.n	8000bce <LoRa_ProcessLine+0xf2>
                MotorControlREV();
 8000bc8:	f000 fa5a 	bl	8001080 <MotorControlREV>
}
 8000bcc:	e00e      	b.n	8000bec <LoRa_ProcessLine+0x110>
            else if (strcasecmp(msg, "PUMP") == 0) {
 8000bce:	f107 0308 	add.w	r3, r7, #8
 8000bd2:	4912      	ldr	r1, [pc, #72]	@ (8000c1c <LoRa_ProcessLine+0x140>)
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f005 fbe9 	bl	80063ac <strcasecmp>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <LoRa_ProcessLine+0x10a>
				Pump_Toggle();
 8000be0:	f000 faf8 	bl	80011d4 <Pump_Toggle>
}
 8000be4:	e002      	b.n	8000bec <LoRa_ProcessLine+0x110>
                printf("  >> Unrecognized command\r\n");
 8000be6:	480e      	ldr	r0, [pc, #56]	@ (8000c20 <LoRa_ProcessLine+0x144>)
 8000be8:	f005 fa94 	bl	8006114 <puts>
}
 8000bec:	bf00      	nop
 8000bee:	3758      	adds	r7, #88	@ 0x58
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	08007bf4 	.word	0x08007bf4
 8000bf8:	08007bfc 	.word	0x08007bfc
 8000bfc:	08007c14 	.word	0x08007c14
 8000c00:	08007c28 	.word	0x08007c28
 8000c04:	08007c4c 	.word	0x08007c4c
 8000c08:	08007c60 	.word	0x08007c60
 8000c0c:	08007c68 	.word	0x08007c68
 8000c10:	08007c70 	.word	0x08007c70
 8000c14:	08007c78 	.word	0x08007c78
 8000c18:	08007c80 	.word	0x08007c80
 8000c1c:	08007c88 	.word	0x08007c88
 8000c20:	08007c90 	.word	0x08007c90

08000c24 <LoRa_SendCommand>:

// Send AT command and wait for a +OK or +RCV response
bool LoRa_SendCommand(UART_HandleTypeDef *huart, const char *cmd, char *response_buf, uint16_t buf_len)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b0c7      	sub	sp, #284	@ 0x11c
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8000c2e:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 8000c32:	6020      	str	r0, [r4, #0]
 8000c34:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8000c38:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 8000c3c:	6001      	str	r1, [r0, #0]
 8000c3e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000c42:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8000c46:	600a      	str	r2, [r1, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c4e:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000c52:	801a      	strh	r2, [r3, #0]
    char cmd_with_crlf[128];
    char rx_line[128];

    // Print command to console for debugging
    printf("-> %s\r\n", cmd);
 8000c54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c58:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000c5c:	6819      	ldr	r1, [r3, #0]
 8000c5e:	484a      	ldr	r0, [pc, #296]	@ (8000d88 <LoRa_SendCommand+0x164>)
 8000c60:	f005 f9f0 	bl	8006044 <iprintf>

    // 1. Send the command (must end with \r\n)
    snprintf(cmd_with_crlf, sizeof(cmd_with_crlf), "%s\r\n", cmd);
 8000c64:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c68:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000c6c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a46      	ldr	r2, [pc, #280]	@ (8000d8c <LoRa_SendCommand+0x168>)
 8000c74:	2180      	movs	r1, #128	@ 0x80
 8000c76:	f005 fa55 	bl	8006124 <sniprintf>
    HAL_UART_Transmit(huart, (uint8_t*)cmd_with_crlf, strlen(cmd_with_crlf), HAL_MAX_DELAY);
 8000c7a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff faa6 	bl	80001d0 <strlen>
 8000c84:	4603      	mov	r3, r0
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000c8c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c90:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000c94:	f04f 33ff 	mov.w	r3, #4294967295
 8000c98:	6800      	ldr	r0, [r0, #0]
 8000c9a:	f003 fbb1 	bl	8004400 <HAL_UART_Transmit>

    // 2. Wait for a response (it might be +OK, or the requested data)
    // The module can return multiple lines (+<value> then +OK)
    uint32_t startTick = HAL_GetTick();
 8000c9e:	f000 fdf1 	bl	8001884 <HAL_GetTick>
 8000ca2:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

    // Loop to read all lines until timeout or +OK is found
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000ca6:	e057      	b.n	8000d58 <LoRa_SendCommand+0x134>
    {
        if (LoRa_ReadLine(huart, rx_line, sizeof(rx_line), LORA_RX_TIMEOUT / 4))
 8000ca8:	f107 0114 	add.w	r1, r7, #20
 8000cac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cb0:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000cb4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cb8:	2280      	movs	r2, #128	@ 0x80
 8000cba:	6800      	ldr	r0, [r0, #0]
 8000cbc:	f000 f872 	bl	8000da4 <LoRa_ReadLine>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d048      	beq.n	8000d58 <LoRa_SendCommand+0x134>
        {
            printf("<- %s\r\n", rx_line);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4830      	ldr	r0, [pc, #192]	@ (8000d90 <LoRa_SendCommand+0x16c>)
 8000cce:	f005 f9b9 	bl	8006044 <iprintf>

            // Check for success (+OK)
            if (strstr(rx_line, "+OK") != NULL)
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	492f      	ldr	r1, [pc, #188]	@ (8000d94 <LoRa_SendCommand+0x170>)
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f005 fb96 	bl	800640a <strstr>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <LoRa_SendCommand+0xc4>
            {
                return true;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e049      	b.n	8000d7c <LoRa_SendCommand+0x158>
            }
            // Check for error (+ERR)
            else if (strstr(rx_line, "+ERR") != NULL)
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	492a      	ldr	r1, [pc, #168]	@ (8000d98 <LoRa_SendCommand+0x174>)
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f005 fb8b 	bl	800640a <strstr>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d009      	beq.n	8000d0e <LoRa_SendCommand+0xea>
            {
                printf("LoRa command failed: %s\r\n", cmd);
 8000cfa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cfe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000d02:	6819      	ldr	r1, [r3, #0]
 8000d04:	4825      	ldr	r0, [pc, #148]	@ (8000d9c <LoRa_SendCommand+0x178>)
 8000d06:	f005 f99d 	bl	8006044 <iprintf>
                return false;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e036      	b.n	8000d7c <LoRa_SendCommand+0x158>
            }
            // Capture any non-status line (like AT+ADDRESS? response)
            else if (response_buf != NULL)
 8000d0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d12:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d01d      	beq.n	8000d58 <LoRa_SendCommand+0x134>
            {
                strncpy(response_buf, rx_line, buf_len - 1);
 8000d1c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d20:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	461a      	mov	r2, r3
 8000d2a:	f107 0114 	add.w	r1, r7, #20
 8000d2e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d32:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d36:	6818      	ldr	r0, [r3, #0]
 8000d38:	f005 fb54 	bl	80063e4 <strncpy>
                response_buf[buf_len - 1] = '\0';
 8000d3c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d40:	f5a3 738b 	sub.w	r3, r3, #278	@ 0x116
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8000d4c:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	4413      	add	r3, r2
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - startTick < LORA_RX_TIMEOUT)
 8000d58:	f000 fd94 	bl	8001884 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000d68:	d39e      	bcc.n	8000ca8 <LoRa_SendCommand+0x84>
            }
        }
    }

    // If timeout occurred without +OK or +ERR
    printf("LoRa command timed out: %s\r\n", cmd);
 8000d6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d6e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000d72:	6819      	ldr	r1, [r3, #0]
 8000d74:	480a      	ldr	r0, [pc, #40]	@ (8000da0 <LoRa_SendCommand+0x17c>)
 8000d76:	f005 f965 	bl	8006044 <iprintf>
    return false;
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd90      	pop	{r4, r7, pc}
 8000d86:	bf00      	nop
 8000d88:	08007cac 	.word	0x08007cac
 8000d8c:	08007cb4 	.word	0x08007cb4
 8000d90:	08007cbc 	.word	0x08007cbc
 8000d94:	08007cc4 	.word	0x08007cc4
 8000d98:	08007cc8 	.word	0x08007cc8
 8000d9c:	08007cd0 	.word	0x08007cd0
 8000da0:	08007cec 	.word	0x08007cec

08000da4 <LoRa_ReadLine>:

bool LoRa_ReadLine(UART_HandleTypeDef *huart, char *buffer, uint16_t max_len, uint32_t timeout)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	4613      	mov	r3, r2
 8000db2:	80fb      	strh	r3, [r7, #6]
    uint32_t start = HAL_GetTick();
 8000db4:	f000 fd66 	bl	8001884 <HAL_GetTick>
 8000db8:	61b8      	str	r0, [r7, #24]
    uint16_t pos = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	83fb      	strh	r3, [r7, #30]
    char c;

    while (HAL_GetTick() - start < timeout)
 8000dbe:	e020      	b.n	8000e02 <LoRa_ReadLine+0x5e>
    {
        if (HAL_UART_Receive(huart, (uint8_t*)&c, 1, 5) == HAL_OK)
 8000dc0:	f107 0117 	add.w	r1, r7, #23
 8000dc4:	2305      	movs	r3, #5
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	68f8      	ldr	r0, [r7, #12]
 8000dca:	f003 fba2 	bl	8004512 <HAL_UART_Receive>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d116      	bne.n	8000e02 <LoRa_ReadLine+0x5e>
        {
            if (c == '\n') {
 8000dd4:	7dfb      	ldrb	r3, [r7, #23]
 8000dd6:	2b0a      	cmp	r3, #10
 8000dd8:	d106      	bne.n	8000de8 <LoRa_ReadLine+0x44>
                buffer[pos] = '\0';
 8000dda:	8bfb      	ldrh	r3, [r7, #30]
 8000ddc:	68ba      	ldr	r2, [r7, #8]
 8000dde:	4413      	add	r3, r2
 8000de0:	2200      	movs	r2, #0
 8000de2:	701a      	strb	r2, [r3, #0]
                return true;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e015      	b.n	8000e14 <LoRa_ReadLine+0x70>
            }

            if (pos < max_len - 1) {
 8000de8:	8bfa      	ldrh	r2, [r7, #30]
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	3b01      	subs	r3, #1
 8000dee:	429a      	cmp	r2, r3
 8000df0:	da07      	bge.n	8000e02 <LoRa_ReadLine+0x5e>
                buffer[pos++] = c;
 8000df2:	8bfb      	ldrh	r3, [r7, #30]
 8000df4:	1c5a      	adds	r2, r3, #1
 8000df6:	83fa      	strh	r2, [r7, #30]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	7dfa      	ldrb	r2, [r7, #23]
 8000e00:	701a      	strb	r2, [r3, #0]
    while (HAL_GetTick() - start < timeout)
 8000e02:	f000 fd3f 	bl	8001884 <HAL_GetTick>
 8000e06:	4602      	mov	r2, r0
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	683a      	ldr	r2, [r7, #0]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d8d6      	bhi.n	8000dc0 <LoRa_ReadLine+0x1c>
            }
        }
    }

    return false; // timeout
 8000e12:	2300      	movs	r3, #0
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <LoRa_Init>:

// Initialize LoRa module
bool LoRa_Init(UART_HandleTypeDef *huart, uint16_t address)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b0a4      	sub	sp, #144	@ 0x90
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	460b      	mov	r3, r1
 8000e26:	807b      	strh	r3, [r7, #2]
    char cmd[64];
    bool success = true;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    // ---- Step 1: Flush and wait for module boot noise ----
    __HAL_UART_FLUSH_DRREGISTER(huart);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	8b1b      	ldrh	r3, [r3, #24]
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f042 0208 	orr.w	r2, r2, #8
 8000e3e:	b292      	uxth	r2, r2
 8000e40:	831a      	strh	r2, [r3, #24]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	8b1b      	ldrh	r3, [r3, #24]
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f042 0210 	orr.w	r2, r2, #16
 8000e52:	b292      	uxth	r2, r2
 8000e54:	831a      	strh	r2, [r3, #24]
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2208      	movs	r2, #8
 8000e5c:	621a      	str	r2, [r3, #32]
    HAL_Delay(500); // allow any "+READY" lines to finish
 8000e5e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e62:	f000 fd1b 	bl	800189c <HAL_Delay>

    // ---- Step 2: Clear out any leftover startup text ----
    char dummy[64];
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000e66:	e005      	b.n	8000e74 <LoRa_Init+0x58>
    {
        printf("LoRa boot: %s\r\n", dummy); // optional
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4852      	ldr	r0, [pc, #328]	@ (8000fb8 <LoRa_Init+0x19c>)
 8000e70:	f005 f8e8 	bl	8006044 <iprintf>
    while (LoRa_ReadLine(huart, dummy, sizeof(dummy), 100))
 8000e74:	f107 010c 	add.w	r1, r7, #12
 8000e78:	2364      	movs	r3, #100	@ 0x64
 8000e7a:	2240      	movs	r2, #64	@ 0x40
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ff91 	bl	8000da4 <LoRa_ReadLine>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1ef      	bne.n	8000e68 <LoRa_Init+0x4c>
    }

    // ---- Step 3: Ping the module with AT ----
    HAL_Delay(50); // small extra delay
 8000e88:	2032      	movs	r0, #50	@ 0x32
 8000e8a:	f000 fd07 	bl	800189c <HAL_Delay>
    success &= LoRa_SendCommand(huart, "AT", NULL, 0);
 8000e8e:	2300      	movs	r3, #0
 8000e90:	2200      	movs	r2, #0
 8000e92:	494a      	ldr	r1, [pc, #296]	@ (8000fbc <LoRa_Init+0x1a0>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff fec5 	bl	8000c24 <LoRa_SendCommand>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	bf14      	ite	ne
 8000ea8:	2301      	movne	r3, #1
 8000eaa:	2300      	moveq	r3, #0
 8000eac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (!success)
 8000eb0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000eb4:	f083 0301 	eor.w	r3, r3, #1
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d00e      	beq.n	8000edc <LoRa_Init+0xc0>
    {
        printf("âš ï¸  Warning: AT command timeout, retrying once...\r\n");
 8000ebe:	4840      	ldr	r0, [pc, #256]	@ (8000fc0 <LoRa_Init+0x1a4>)
 8000ec0:	f005 f928 	bl	8006114 <puts>
        HAL_Delay(200);
 8000ec4:	20c8      	movs	r0, #200	@ 0xc8
 8000ec6:	f000 fce9 	bl	800189c <HAL_Delay>
        success = LoRa_SendCommand(huart, "AT", NULL, 0);
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2200      	movs	r2, #0
 8000ece:	493b      	ldr	r1, [pc, #236]	@ (8000fbc <LoRa_Init+0x1a0>)
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fea7 	bl	8000c24 <LoRa_SendCommand>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }

    if (!success)
 8000edc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000ee0:	f083 0301 	eor.w	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <LoRa_Init+0xd8>
    {
        printf("âŒ LoRa not responding after retry.\r\n");
 8000eea:	4836      	ldr	r0, [pc, #216]	@ (8000fc4 <LoRa_Init+0x1a8>)
 8000eec:	f005 f912 	bl	8006114 <puts>
        return false;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e05d      	b.n	8000fb0 <LoRa_Init+0x194>
    }

    // ---- Step 4: Apply settings ----
    snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%u", address);
 8000ef4:	887b      	ldrh	r3, [r7, #2]
 8000ef6:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000efa:	4a33      	ldr	r2, [pc, #204]	@ (8000fc8 <LoRa_Init+0x1ac>)
 8000efc:	2140      	movs	r1, #64	@ 0x40
 8000efe:	f005 f911 	bl	8006124 <sniprintf>
    success &= LoRa_SendCommand(huart, cmd, NULL, 0);
 8000f02:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000f06:	2300      	movs	r3, #0
 8000f08:	2200      	movs	r2, #0
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff fe8a 	bl	8000c24 <LoRa_SendCommand>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f18:	4013      	ands	r3, r2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	bf14      	ite	ne
 8000f1e:	2301      	movne	r3, #1
 8000f20:	2300      	moveq	r3, #0
 8000f22:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+NETWORKID=10", NULL, 0);
 8000f26:	2300      	movs	r3, #0
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4928      	ldr	r1, [pc, #160]	@ (8000fcc <LoRa_Init+0x1b0>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff fe79 	bl	8000c24 <LoRa_SendCommand>
 8000f32:	4603      	mov	r3, r0
 8000f34:	461a      	mov	r2, r3
 8000f36:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	bf14      	ite	ne
 8000f40:	2301      	movne	r3, #1
 8000f42:	2300      	moveq	r3, #0
 8000f44:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+BAND=915000000", NULL, 0);
 8000f48:	2300      	movs	r3, #0
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	4920      	ldr	r1, [pc, #128]	@ (8000fd0 <LoRa_Init+0x1b4>)
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f7ff fe68 	bl	8000c24 <LoRa_SendCommand>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	bf14      	ite	ne
 8000f62:	2301      	movne	r3, #1
 8000f64:	2300      	moveq	r3, #0
 8000f66:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    success &= LoRa_SendCommand(huart, "AT+PARAMETER=7,7,1,4", NULL, 0);
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4919      	ldr	r1, [pc, #100]	@ (8000fd4 <LoRa_Init+0x1b8>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff fe57 	bl	8000c24 <LoRa_SendCommand>
 8000f76:	4603      	mov	r3, r0
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f7e:	4013      	ands	r3, r2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	bf14      	ite	ne
 8000f84:	2301      	movne	r3, #1
 8000f86:	2300      	moveq	r3, #0
 8000f88:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    if (success)
 8000f8c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00b      	beq.n	8000fac <LoRa_Init+0x190>
    {
        printf("âœ… LoRa Module on %s initialized to Address %u.\r\n",
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a10      	ldr	r2, [pc, #64]	@ (8000fd8 <LoRa_Init+0x1bc>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d101      	bne.n	8000fa0 <LoRa_Init+0x184>
 8000f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <LoRa_Init+0x1c0>)
 8000f9e:	e000      	b.n	8000fa2 <LoRa_Init+0x186>
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <LoRa_Init+0x1c4>)
 8000fa2:	887a      	ldrh	r2, [r7, #2]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	480f      	ldr	r0, [pc, #60]	@ (8000fe4 <LoRa_Init+0x1c8>)
 8000fa8:	f005 f84c 	bl	8006044 <iprintf>
               (huart == &huart1) ? "UART1 (Alpha)" : "UART3 (Beta)", address);
    }

    return success;
 8000fac:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3790      	adds	r7, #144	@ 0x90
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	08007d0c 	.word	0x08007d0c
 8000fbc:	08007d1c 	.word	0x08007d1c
 8000fc0:	08007d20 	.word	0x08007d20
 8000fc4:	08007d58 	.word	0x08007d58
 8000fc8:	08007d80 	.word	0x08007d80
 8000fcc:	08007d90 	.word	0x08007d90
 8000fd0:	08007da0 	.word	0x08007da0
 8000fd4:	08007db4 	.word	0x08007db4
 8000fd8:	200000d0 	.word	0x200000d0
 8000fdc:	08007dcc 	.word	0x08007dcc
 8000fe0:	08007ddc 	.word	0x08007ddc
 8000fe4:	08007dec 	.word	0x08007dec

08000fe8 <LoRa_SendMessage>:

// Send message to destination node
bool LoRa_SendMessage(UART_HandleTypeDef *huart, uint16_t destAddr, const char *msg)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b0a8      	sub	sp, #160	@ 0xa0
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	817b      	strh	r3, [r7, #10]
    char cmd[128];
    int len = strlen(msg);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff f8ea 	bl	80001d0 <strlen>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    // Command format: AT+SEND=<Address>,<Length>,<Data>
    snprintf(cmd, sizeof(cmd), "AT+SEND=%u,%d,%s", destAddr, len, msg);
 8001002:	897a      	ldrh	r2, [r7, #10]
 8001004:	f107 0014 	add.w	r0, r7, #20
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	4613      	mov	r3, r2
 8001014:	4a07      	ldr	r2, [pc, #28]	@ (8001034 <LoRa_SendMessage+0x4c>)
 8001016:	2180      	movs	r1, #128	@ 0x80
 8001018:	f005 f884 	bl	8006124 <sniprintf>

    // AT+SEND should return +OK upon transmission success
    return LoRa_SendCommand(huart, cmd, NULL, 0);
 800101c:	f107 0114 	add.w	r1, r7, #20
 8001020:	2300      	movs	r3, #0
 8001022:	2200      	movs	r2, #0
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fdfd 	bl	8000c24 <LoRa_SendCommand>
 800102a:	4603      	mov	r3, r0
}
 800102c:	4618      	mov	r0, r3
 800102e:	3798      	adds	r7, #152	@ 0x98
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	08007e20 	.word	0x08007e20

08001038 <LoRa_StartReceive_IT>:

void LoRa_StartReceive_IT(UART_HandleTypeDef *huart)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &uart1_byte, 1);
 8001040:	2201      	movs	r2, #1
 8001042:	4904      	ldr	r1, [pc, #16]	@ (8001054 <LoRa_StartReceive_IT+0x1c>)
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f003 fb2d 	bl	80046a4 <HAL_UART_Receive_IT>

}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000268 	.word	0x20000268

08001058 <MotorControlFWD>:

void MotorControlFWD()
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 800105c:	4b07      	ldr	r3, [pc, #28]	@ (800107c <MotorControlFWD+0x24>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001064:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 8001066:	4b05      	ldr	r3, [pc, #20]	@ (800107c <MotorControlFWD+0x24>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800106e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000084 	.word	0x20000084

08001080 <MotorControlREV>:

void MotorControlREV()
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);
 8001084:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <MotorControlREV+0x24>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800108c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
 800108e:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <MotorControlREV+0x24>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001096:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000084 	.word	0x20000084

080010a8 <MotorControlLEFT>:

void MotorControlLEFT()
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 80010ac:	4b04      	ldr	r3, [pc, #16]	@ (80010c0 <MotorControlLEFT+0x18>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010b4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	20000084 	.word	0x20000084

080010c4 <MotorControlRIGHT>:

void MotorControlRIGHT()
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <MotorControlRIGHT+0x18>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010d0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	20000084 	.word	0x20000084

080010e0 <MotorControlSTOP>:

void MotorControlSTOP()
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 750);
 80010e4:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <MotorControlSTOP+0x24>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80010ec:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 750);
 80010ee:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <MotorControlSTOP+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80010f6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000084 	.word	0x20000084

08001108 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
//	__HAL_UART_FLUSH_DRREGISTER(&huart3);
//	__HAL_UART_CLEAR_OREFLAG(&huart3);
//	__HAL_UART_CLEAR_FLAG(&huart3, UART_CLEAR_NEF);

    if (GPIO_Pin == Forward_Pin) {
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10a      	bne.n	800112e <HAL_GPIO_EXTI_Callback+0x26>
    	LoRa_SendMessage(&huart3, 1, "FORWARD");
 8001118:	4a22      	ldr	r2, [pc, #136]	@ (80011a4 <HAL_GPIO_EXTI_Callback+0x9c>)
 800111a:	2101      	movs	r1, #1
 800111c:	4822      	ldr	r0, [pc, #136]	@ (80011a8 <HAL_GPIO_EXTI_Callback+0xa0>)
 800111e:	f7ff ff63 	bl	8000fe8 <LoRa_SendMessage>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001122:	2120      	movs	r1, #32
 8001124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001128:	f000 ff2e 	bl	8001f88 <HAL_GPIO_TogglePin>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    }
//    else{
//    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//    }
}
 800112c:	e036      	b.n	800119c <HAL_GPIO_EXTI_Callback+0x94>
    else if (GPIO_Pin == Reverse_Pin) {
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	2b02      	cmp	r3, #2
 8001132:	d10a      	bne.n	800114a <HAL_GPIO_EXTI_Callback+0x42>
    	LoRa_SendMessage(&huart3, 1, "REVERSE");
 8001134:	4a1d      	ldr	r2, [pc, #116]	@ (80011ac <HAL_GPIO_EXTI_Callback+0xa4>)
 8001136:	2101      	movs	r1, #1
 8001138:	481b      	ldr	r0, [pc, #108]	@ (80011a8 <HAL_GPIO_EXTI_Callback+0xa0>)
 800113a:	f7ff ff55 	bl	8000fe8 <LoRa_SendMessage>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800113e:	2120      	movs	r1, #32
 8001140:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001144:	f000 ff20 	bl	8001f88 <HAL_GPIO_TogglePin>
}
 8001148:	e028      	b.n	800119c <HAL_GPIO_EXTI_Callback+0x94>
    else if (GPIO_Pin == Right_Pin) {
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	2b04      	cmp	r3, #4
 800114e:	d10a      	bne.n	8001166 <HAL_GPIO_EXTI_Callback+0x5e>
    	LoRa_SendMessage(&huart3, 1, "RIGHT");
 8001150:	4a17      	ldr	r2, [pc, #92]	@ (80011b0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001152:	2101      	movs	r1, #1
 8001154:	4814      	ldr	r0, [pc, #80]	@ (80011a8 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001156:	f7ff ff47 	bl	8000fe8 <LoRa_SendMessage>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800115a:	2120      	movs	r1, #32
 800115c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001160:	f000 ff12 	bl	8001f88 <HAL_GPIO_TogglePin>
}
 8001164:	e01a      	b.n	800119c <HAL_GPIO_EXTI_Callback+0x94>
    else if (GPIO_Pin == Left_Pin) {
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	2b08      	cmp	r3, #8
 800116a:	d10a      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x7a>
    	LoRa_SendMessage(&huart3, 1, "LEFT");
 800116c:	4a11      	ldr	r2, [pc, #68]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0xac>)
 800116e:	2101      	movs	r1, #1
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001172:	f7ff ff39 	bl	8000fe8 <LoRa_SendMessage>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001176:	2120      	movs	r1, #32
 8001178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800117c:	f000 ff04 	bl	8001f88 <HAL_GPIO_TogglePin>
}
 8001180:	e00c      	b.n	800119c <HAL_GPIO_EXTI_Callback+0x94>
    else if (GPIO_Pin == Pump_Button_Pin) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	2b40      	cmp	r3, #64	@ 0x40
 8001186:	d109      	bne.n	800119c <HAL_GPIO_EXTI_Callback+0x94>
    	LoRa_SendMessage(&huart3, 1, "PUMP");
 8001188:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <HAL_GPIO_EXTI_Callback+0xb0>)
 800118a:	2101      	movs	r1, #1
 800118c:	4806      	ldr	r0, [pc, #24]	@ (80011a8 <HAL_GPIO_EXTI_Callback+0xa0>)
 800118e:	f7ff ff2b 	bl	8000fe8 <LoRa_SendMessage>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001192:	2120      	movs	r1, #32
 8001194:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001198:	f000 fef6 	bl	8001f88 <HAL_GPIO_TogglePin>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	08007c60 	.word	0x08007c60
 80011a8:	200001e0 	.word	0x200001e0
 80011ac:	08007c80 	.word	0x08007c80
 80011b0:	08007c70 	.word	0x08007c70
 80011b4:	08007c78 	.word	0x08007c78
 80011b8:	08007c88 	.word	0x08007c88

080011bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c0:	b672      	cpsid	i
}
 80011c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <Error_Handler+0x8>

080011c8 <Pump_Init>:
#define Pump_Control_GPIO_Port GPIOB

static uint8_t pump_state = 0;

void Pump_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
    Pump_Off();
 80011cc:	f000 f822 	bl	8001214 <Pump_Off>
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <Pump_Toggle>:

void Pump_Toggle(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
    if (pump_state)
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <Pump_Toggle+0x1c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d002      	beq.n	80011e6 <Pump_Toggle+0x12>
        Pump_Off();
 80011e0:	f000 f818 	bl	8001214 <Pump_Off>
    else
        Pump_On();
}
 80011e4:	e001      	b.n	80011ea <Pump_Toggle+0x16>
        Pump_On();
 80011e6:	f000 f805 	bl	80011f4 <Pump_On>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200002ee 	.word	0x200002ee

080011f4 <Pump_On>:

void Pump_On(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	2180      	movs	r1, #128	@ 0x80
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <Pump_On+0x18>)
 80011fe:	f000 feab 	bl	8001f58 <HAL_GPIO_WritePin>
//    HAL_GPIO_WritePin(Pump_LED_GPIO_Port, Pump_LED_Pin, GPIO_PIN_SET);
    pump_state = 1;
 8001202:	4b03      	ldr	r3, [pc, #12]	@ (8001210 <Pump_On+0x1c>)
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	48000400 	.word	0x48000400
 8001210:	200002ee 	.word	0x200002ee

08001214 <Pump_Off>:

void Pump_Off(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Pump_Control_GPIO_Port, Pump_Control_Pin, GPIO_PIN_RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2180      	movs	r1, #128	@ 0x80
 800121c:	4803      	ldr	r0, [pc, #12]	@ (800122c <Pump_Off+0x18>)
 800121e:	f000 fe9b 	bl	8001f58 <HAL_GPIO_WritePin>
//    HAL_GPIO_WritePin(Pump_LED_GPIO_Port, Pump_LED_Pin, GPIO_PIN_RESET);
    pump_state = 0;
 8001222:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <Pump_Off+0x1c>)
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	48000400 	.word	0x48000400
 8001230:	200002ee 	.word	0x200002ee

08001234 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <HAL_MspInit+0x44>)
 800123c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123e:	4a0e      	ldr	r2, [pc, #56]	@ (8001278 <HAL_MspInit+0x44>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6613      	str	r3, [r2, #96]	@ 0x60
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_MspInit+0x44>)
 8001248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_MspInit+0x44>)
 8001254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001256:	4a08      	ldr	r2, [pc, #32]	@ (8001278 <HAL_MspInit+0x44>)
 8001258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125c:	6593      	str	r3, [r2, #88]	@ 0x58
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <HAL_MspInit+0x44>)
 8001260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001266:	603b      	str	r3, [r7, #0]
 8001268:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40021000 	.word	0x40021000

0800127c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <HAL_TIM_PWM_MspInit+0x38>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d10b      	bne.n	80012a6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001292:	4a09      	ldr	r2, [pc, #36]	@ (80012b8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	6593      	str	r3, [r2, #88]	@ 0x58
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <HAL_TIM_PWM_MspInit+0x3c>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80012a6:	bf00      	nop
 80012a8:	3714      	adds	r7, #20
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40000400 	.word	0x40000400
 80012b8:	40021000 	.word	0x40021000

080012bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a11      	ldr	r2, [pc, #68]	@ (8001320 <HAL_TIM_MspPostInit+0x64>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d11b      	bne.n	8001316 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <HAL_TIM_MspPostInit+0x68>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4a10      	ldr	r2, [pc, #64]	@ (8001324 <HAL_TIM_MspPostInit+0x68>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <HAL_TIM_MspPostInit+0x68>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = LeftMotor_Pin|RightMotor_Pin;
 80012f6:	2330      	movs	r3, #48	@ 0x30
 80012f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fa:	2302      	movs	r3, #2
 80012fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001306:	2302      	movs	r3, #2
 8001308:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HAL_TIM_MspPostInit+0x6c>)
 8001312:	f000 fc77 	bl	8001c04 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001316:	bf00      	nop
 8001318:	3720      	adds	r7, #32
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40000400 	.word	0x40000400
 8001324:	40021000 	.word	0x40021000
 8001328:	48000400 	.word	0x48000400

0800132c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0b0      	sub	sp, #192	@ 0xc0
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001348:	2288      	movs	r2, #136	@ 0x88
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f005 f825 	bl	800639c <memset>
  if(huart->Instance==USART1)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6b      	ldr	r2, [pc, #428]	@ (8001504 <HAL_UART_MspInit+0x1d8>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d145      	bne.n	80013e8 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800135c:	2301      	movs	r3, #1
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001360:	2300      	movs	r3, #0
 8001362:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001368:	4618      	mov	r0, r3
 800136a:	f001 fca3 	bl	8002cb4 <HAL_RCCEx_PeriphCLKConfig>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001374:	f7ff ff22 	bl	80011bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001378:	4b63      	ldr	r3, [pc, #396]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 800137a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137c:	4a62      	ldr	r2, [pc, #392]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 800137e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001382:	6613      	str	r3, [r2, #96]	@ 0x60
 8001384:	4b60      	ldr	r3, [pc, #384]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001388:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800138c:	623b      	str	r3, [r7, #32]
 800138e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	4b5d      	ldr	r3, [pc, #372]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	4a5c      	ldr	r2, [pc, #368]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139c:	4b5a      	ldr	r3, [pc, #360]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	61fb      	str	r3, [r7, #28]
 80013a6:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013bc:	2303      	movs	r3, #3
 80013be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013c2:	2307      	movs	r3, #7
 80013c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d2:	f000 fc17 	bl	8001c04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2025      	movs	r0, #37	@ 0x25
 80013dc:	f000 fb5d 	bl	8001a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013e0:	2025      	movs	r0, #37	@ 0x25
 80013e2:	f000 fb76 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80013e6:	e089      	b.n	80014fc <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a47      	ldr	r2, [pc, #284]	@ (800150c <HAL_UART_MspInit+0x1e0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d13c      	bne.n	800146c <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 fc58 	bl	8002cb4 <HAL_RCCEx_PeriphCLKConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <HAL_UART_MspInit+0xe2>
      Error_Handler();
 800140a:	f7ff fed7 	bl	80011bc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800140e:	4b3e      	ldr	r3, [pc, #248]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	4a3d      	ldr	r2, [pc, #244]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001418:	6593      	str	r3, [r2, #88]	@ 0x58
 800141a:	4b3b      	ldr	r3, [pc, #236]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142a:	4a37      	ldr	r2, [pc, #220]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001432:	4b35      	ldr	r3, [pc, #212]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800143e:	230c      	movs	r3, #12
 8001440:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001444:	2302      	movs	r3, #2
 8001446:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001456:	2307      	movs	r3, #7
 8001458:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001460:	4619      	mov	r1, r3
 8001462:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001466:	f000 fbcd 	bl	8001c04 <HAL_GPIO_Init>
}
 800146a:	e047      	b.n	80014fc <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART3)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a27      	ldr	r2, [pc, #156]	@ (8001510 <HAL_UART_MspInit+0x1e4>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d142      	bne.n	80014fc <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001476:	2304      	movs	r3, #4
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800147a:	2300      	movs	r3, #0
 800147c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001482:	4618      	mov	r0, r3
 8001484:	f001 fc16 	bl	8002cb4 <HAL_RCCEx_PeriphCLKConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <HAL_UART_MspInit+0x166>
      Error_Handler();
 800148e:	f7ff fe95 	bl	80011bc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001496:	4a1c      	ldr	r2, [pc, #112]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 8001498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800149c:	6593      	str	r3, [r2, #88]	@ 0x58
 800149e:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a16      	ldr	r2, [pc, #88]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <HAL_UART_MspInit+0x1dc>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014c2:	2330      	movs	r3, #48	@ 0x30
 80014c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014da:	2307      	movs	r3, #7
 80014dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80014e4:	4619      	mov	r1, r3
 80014e6:	480b      	ldr	r0, [pc, #44]	@ (8001514 <HAL_UART_MspInit+0x1e8>)
 80014e8:	f000 fb8c 	bl	8001c04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2100      	movs	r1, #0
 80014f0:	2027      	movs	r0, #39	@ 0x27
 80014f2:	f000 fad2 	bl	8001a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014f6:	2027      	movs	r0, #39	@ 0x27
 80014f8:	f000 faeb 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
}
 80014fc:	bf00      	nop
 80014fe:	37c0      	adds	r7, #192	@ 0xc0
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40013800 	.word	0x40013800
 8001508:	40021000 	.word	0x40021000
 800150c:	40004400 	.word	0x40004400
 8001510:	40004800 	.word	0x40004800
 8001514:	48000800 	.word	0x48000800

08001518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <NMI_Handler+0x4>

08001520 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <HardFault_Handler+0x4>

08001528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <MemManage_Handler+0x4>

08001530 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <BusFault_Handler+0x4>

08001538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <UsageFault_Handler+0x4>

08001540 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800156e:	f000 f975 	bl	800185c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}

08001576 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Forward_Pin);
 800157a:	2001      	movs	r0, #1
 800157c:	f000 fd1e 	bl	8001fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}

08001584 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Reverse_Pin);
 8001588:	2002      	movs	r0, #2
 800158a:	f000 fd17 	bl	8001fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}

08001592 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Right_Pin);
 8001596:	2004      	movs	r0, #4
 8001598:	f000 fd10 	bl	8001fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}

080015a0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Left_Pin);
 80015a4:	2008      	movs	r0, #8
 80015a6:	f000 fd09 	bl	8001fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}

080015ae <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pump_Button_Pin);
 80015b2:	2040      	movs	r0, #64	@ 0x40
 80015b4:	f000 fd02 	bl	8001fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}

080015bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015c0:	4802      	ldr	r0, [pc, #8]	@ (80015cc <USART1_IRQHandler+0x10>)
 80015c2:	f003 f985 	bl	80048d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200000d0 	.word	0x200000d0

080015d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80015d4:	4802      	ldr	r0, [pc, #8]	@ (80015e0 <USART3_IRQHandler+0x10>)
 80015d6:	f003 f97b 	bl	80048d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	200001e0 	.word	0x200001e0

080015e4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	e00a      	b.n	800160c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015f6:	f3af 8000 	nop.w
 80015fa:	4601      	mov	r1, r0
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	60ba      	str	r2, [r7, #8]
 8001602:	b2ca      	uxtb	r2, r1
 8001604:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	3301      	adds	r3, #1
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	697a      	ldr	r2, [r7, #20]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	429a      	cmp	r2, r3
 8001612:	dbf0      	blt.n	80015f6 <_read+0x12>
  }

  return len;
 8001614:	687b      	ldr	r3, [r7, #4]
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	60f8      	str	r0, [r7, #12]
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e009      	b.n	8001644 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	1c5a      	adds	r2, r3, #1
 8001634:	60ba      	str	r2, [r7, #8]
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f7fe ffb7 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	dbf1      	blt.n	8001630 <_write+0x12>
  }
  return len;
 800164c:	687b      	ldr	r3, [r7, #4]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_close>:

int _close(int file)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800165e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800167e:	605a      	str	r2, [r3, #4]
  return 0;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <_isatty>:

int _isatty(int file)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c8:	4a14      	ldr	r2, [pc, #80]	@ (800171c <_sbrk+0x5c>)
 80016ca:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <_sbrk+0x60>)
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016d4:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d102      	bne.n	80016e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016dc:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <_sbrk+0x64>)
 80016de:	4a12      	ldr	r2, [pc, #72]	@ (8001728 <_sbrk+0x68>)
 80016e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d207      	bcs.n	8001700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016f0:	f004 fee8 	bl	80064c4 <__errno>
 80016f4:	4603      	mov	r3, r0
 80016f6:	220c      	movs	r2, #12
 80016f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295
 80016fe:	e009      	b.n	8001714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001700:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <_sbrk+0x64>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001706:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <_sbrk+0x64>)
 8001710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001712:	68fb      	ldr	r3, [r7, #12]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20018000 	.word	0x20018000
 8001720:	00000400 	.word	0x00000400
 8001724:	200002f0 	.word	0x200002f0
 8001728:	20000448 	.word	0x20000448

0800172c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <SystemInit+0x20>)
 8001732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001736:	4a05      	ldr	r2, [pc, #20]	@ (800174c <SystemInit+0x20>)
 8001738:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800173c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001750:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001788 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001754:	f7ff ffea 	bl	800172c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001758:	480c      	ldr	r0, [pc, #48]	@ (800178c <LoopForever+0x6>)
  ldr r1, =_edata
 800175a:	490d      	ldr	r1, [pc, #52]	@ (8001790 <LoopForever+0xa>)
  ldr r2, =_sidata
 800175c:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <LoopForever+0xe>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001760:	e002      	b.n	8001768 <LoopCopyDataInit>

08001762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001766:	3304      	adds	r3, #4

08001768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800176c:	d3f9      	bcc.n	8001762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176e:	4a0a      	ldr	r2, [pc, #40]	@ (8001798 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001770:	4c0a      	ldr	r4, [pc, #40]	@ (800179c <LoopForever+0x16>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001774:	e001      	b.n	800177a <LoopFillZerobss>

08001776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001778:	3204      	adds	r2, #4

0800177a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800177c:	d3fb      	bcc.n	8001776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800177e:	f004 fea7 	bl	80064d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001782:	f7fe ff25 	bl	80005d0 <main>

08001786 <LoopForever>:

LoopForever:
    b LoopForever
 8001786:	e7fe      	b.n	8001786 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001788:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800178c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001790:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001794:	08007fe8 	.word	0x08007fe8
  ldr r2, =_sbss
 8001798:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800179c:	20000444 	.word	0x20000444

080017a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017a0:	e7fe      	b.n	80017a0 <ADC1_2_IRQHandler>
	...

080017a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <HAL_Init+0x3c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a0b      	ldr	r2, [pc, #44]	@ (80017e0 <HAL_Init+0x3c>)
 80017b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017b8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ba:	2003      	movs	r0, #3
 80017bc:	f000 f962 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 f80f 	bl	80017e4 <HAL_InitTick>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	71fb      	strb	r3, [r7, #7]
 80017d0:	e001      	b.n	80017d6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017d2:	f7ff fd2f 	bl	8001234 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017d6:	79fb      	ldrb	r3, [r7, #7]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40022000 	.word	0x40022000

080017e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017ec:	2300      	movs	r3, #0
 80017ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <HAL_InitTick+0x6c>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d023      	beq.n	8001840 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <HAL_InitTick+0x70>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <HAL_InitTick+0x6c>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001806:	fbb3 f3f1 	udiv	r3, r3, r1
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f96d 	bl	8001aee <HAL_SYSTICK_Config>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10f      	bne.n	800183a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b0f      	cmp	r3, #15
 800181e:	d809      	bhi.n	8001834 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001820:	2200      	movs	r2, #0
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f000 f937 	bl	8001a9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800182c:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <HAL_InitTick+0x74>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	e007      	b.n	8001844 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
 8001838:	e004      	b.n	8001844 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	73fb      	strb	r3, [r7, #15]
 800183e:	e001      	b.n	8001844 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000008 	.word	0x20000008
 8001854:	20000000 	.word	0x20000000
 8001858:	20000004 	.word	0x20000004

0800185c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <HAL_IncTick+0x20>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <HAL_IncTick+0x24>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4413      	add	r3, r2
 800186c:	4a04      	ldr	r2, [pc, #16]	@ (8001880 <HAL_IncTick+0x24>)
 800186e:	6013      	str	r3, [r2, #0]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000008 	.word	0x20000008
 8001880:	200002f4 	.word	0x200002f4

08001884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <HAL_GetTick+0x14>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	200002f4 	.word	0x200002f4

0800189c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a4:	f7ff ffee 	bl	8001884 <HAL_GetTick>
 80018a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b4:	d005      	beq.n	80018c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018b6:	4b0a      	ldr	r3, [pc, #40]	@ (80018e0 <HAL_Delay+0x44>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018c2:	bf00      	nop
 80018c4:	f7ff ffde 	bl	8001884 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d8f7      	bhi.n	80018c4 <HAL_Delay+0x28>
  {
  }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000008 	.word	0x20000008

080018e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800190c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001916:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	60d3      	str	r3, [r2, #12]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <__NVIC_GetPriorityGrouping+0x18>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 0307 	and.w	r3, r3, #7
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db0b      	blt.n	8001972 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 021f 	and.w	r2, r3, #31
 8001960:	4907      	ldr	r1, [pc, #28]	@ (8001980 <__NVIC_EnableIRQ+0x38>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2001      	movs	r0, #1
 800196a:	fa00 f202 	lsl.w	r2, r0, r2
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	e000e100 	.word	0xe000e100

08001984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	6039      	str	r1, [r7, #0]
 800198e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	db0a      	blt.n	80019ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	490c      	ldr	r1, [pc, #48]	@ (80019d0 <__NVIC_SetPriority+0x4c>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	0112      	lsls	r2, r2, #4
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	440b      	add	r3, r1
 80019a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019ac:	e00a      	b.n	80019c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4908      	ldr	r1, [pc, #32]	@ (80019d4 <__NVIC_SetPriority+0x50>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	3b04      	subs	r3, #4
 80019bc:	0112      	lsls	r2, r2, #4
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	440b      	add	r3, r1
 80019c2:	761a      	strb	r2, [r3, #24]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000e100 	.word	0xe000e100
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	@ 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f1c3 0307 	rsb	r3, r3, #7
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	bf28      	it	cs
 80019f6:	2304      	movcs	r3, #4
 80019f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3304      	adds	r3, #4
 80019fe:	2b06      	cmp	r3, #6
 8001a00:	d902      	bls.n	8001a08 <NVIC_EncodePriority+0x30>
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3b03      	subs	r3, #3
 8001a06:	e000      	b.n	8001a0a <NVIC_EncodePriority+0x32>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43da      	mvns	r2, r3
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a20:	f04f 31ff 	mov.w	r1, #4294967295
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43d9      	mvns	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	4313      	orrs	r3, r2
         );
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3724      	adds	r7, #36	@ 0x24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a50:	d301      	bcc.n	8001a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00f      	b.n	8001a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a56:	4a0a      	ldr	r2, [pc, #40]	@ (8001a80 <SysTick_Config+0x40>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5e:	210f      	movs	r1, #15
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f7ff ff8e 	bl	8001984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a68:	4b05      	ldr	r3, [pc, #20]	@ (8001a80 <SysTick_Config+0x40>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6e:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <SysTick_Config+0x40>)
 8001a70:	2207      	movs	r2, #7
 8001a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	e000e010 	.word	0xe000e010

08001a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff29 	bl	80018e4 <__NVIC_SetPriorityGrouping>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001aac:	f7ff ff3e 	bl	800192c <__NVIC_GetPriorityGrouping>
 8001ab0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff ff8e 	bl	80019d8 <NVIC_EncodePriority>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff5d 	bl	8001984 <__NVIC_SetPriority>
}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff31 	bl	8001948 <__NVIC_EnableIRQ>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffa2 	bl	8001a40 <SysTick_Config>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d008      	beq.n	8001b30 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2204      	movs	r2, #4
 8001b22:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e022      	b.n	8001b76 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 020e 	bic.w	r2, r2, #14
 8001b3e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0201 	bic.w	r2, r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b54:	f003 021c 	and.w	r2, r3, #28
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b62:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d005      	beq.n	8001ba6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
 8001ba4:	e029      	b.n	8001bfa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 020e 	bic.w	r2, r2, #14
 8001bb4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	f003 021c 	and.w	r2, r3, #28
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	4798      	blx	r3
    }
  }
  return status;
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c12:	e17f      	b.n	8001f14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 8171 	beq.w	8001f0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d005      	beq.n	8001c44 <HAL_GPIO_Init+0x40>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d130      	bne.n	8001ca6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	2203      	movs	r2, #3
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	091b      	lsrs	r3, r3, #4
 8001c90:	f003 0201 	and.w	r2, r3, #1
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f003 0303 	and.w	r3, r3, #3
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d118      	bne.n	8001ce4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001cb8:	2201      	movs	r2, #1
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	08db      	lsrs	r3, r3, #3
 8001cce:	f003 0201 	and.w	r2, r3, #1
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	d017      	beq.n	8001d20 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d123      	bne.n	8001d74 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	08da      	lsrs	r2, r3, #3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3208      	adds	r2, #8
 8001d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	220f      	movs	r2, #15
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	691a      	ldr	r2, [r3, #16]
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	6939      	ldr	r1, [r7, #16]
 8001d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	2203      	movs	r2, #3
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0203 	and.w	r2, r3, #3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80ac 	beq.w	8001f0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f34 <HAL_GPIO_Init+0x330>)
 8001db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dba:	4a5e      	ldr	r2, [pc, #376]	@ (8001f34 <HAL_GPIO_Init+0x330>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dc2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f34 <HAL_GPIO_Init+0x330>)
 8001dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dce:	4a5a      	ldr	r2, [pc, #360]	@ (8001f38 <HAL_GPIO_Init+0x334>)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	089b      	lsrs	r3, r3, #2
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	220f      	movs	r2, #15
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001df8:	d025      	beq.n	8001e46 <HAL_GPIO_Init+0x242>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a4f      	ldr	r2, [pc, #316]	@ (8001f3c <HAL_GPIO_Init+0x338>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01f      	beq.n	8001e42 <HAL_GPIO_Init+0x23e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a4e      	ldr	r2, [pc, #312]	@ (8001f40 <HAL_GPIO_Init+0x33c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d019      	beq.n	8001e3e <HAL_GPIO_Init+0x23a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a4d      	ldr	r2, [pc, #308]	@ (8001f44 <HAL_GPIO_Init+0x340>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d013      	beq.n	8001e3a <HAL_GPIO_Init+0x236>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a4c      	ldr	r2, [pc, #304]	@ (8001f48 <HAL_GPIO_Init+0x344>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d00d      	beq.n	8001e36 <HAL_GPIO_Init+0x232>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a4b      	ldr	r2, [pc, #300]	@ (8001f4c <HAL_GPIO_Init+0x348>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d007      	beq.n	8001e32 <HAL_GPIO_Init+0x22e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a4a      	ldr	r2, [pc, #296]	@ (8001f50 <HAL_GPIO_Init+0x34c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d101      	bne.n	8001e2e <HAL_GPIO_Init+0x22a>
 8001e2a:	2306      	movs	r3, #6
 8001e2c:	e00c      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e2e:	2307      	movs	r3, #7
 8001e30:	e00a      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e32:	2305      	movs	r3, #5
 8001e34:	e008      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e36:	2304      	movs	r3, #4
 8001e38:	e006      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e004      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e3e:	2302      	movs	r3, #2
 8001e40:	e002      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <HAL_GPIO_Init+0x244>
 8001e46:	2300      	movs	r3, #0
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	f002 0203 	and.w	r2, r2, #3
 8001e4e:	0092      	lsls	r2, r2, #2
 8001e50:	4093      	lsls	r3, r2
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e58:	4937      	ldr	r1, [pc, #220]	@ (8001f38 <HAL_GPIO_Init+0x334>)
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	089b      	lsrs	r3, r3, #2
 8001e5e:	3302      	adds	r3, #2
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e66:	4b3b      	ldr	r3, [pc, #236]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4013      	ands	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e8a:	4a32      	ldr	r2, [pc, #200]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e90:	4b30      	ldr	r3, [pc, #192]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001eb4:	4a27      	ldr	r2, [pc, #156]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001eba:	4b26      	ldr	r3, [pc, #152]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ede:	4a1d      	ldr	r2, [pc, #116]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f08:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <HAL_GPIO_Init+0x350>)
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3301      	adds	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f47f ae78 	bne.w	8001c14 <HAL_GPIO_Init+0x10>
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40010000 	.word	0x40010000
 8001f3c:	48000400 	.word	0x48000400
 8001f40:	48000800 	.word	0x48000800
 8001f44:	48000c00 	.word	0x48000c00
 8001f48:	48001000 	.word	0x48001000
 8001f4c:	48001400 	.word	0x48001400
 8001f50:	48001800 	.word	0x48001800
 8001f54:	40010400 	.word	0x40010400

08001f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	460b      	mov	r3, r1
 8001f62:	807b      	strh	r3, [r7, #2]
 8001f64:	4613      	mov	r3, r2
 8001f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f68:	787b      	ldrb	r3, [r7, #1]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f6e:	887a      	ldrh	r2, [r7, #2]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f74:	e002      	b.n	8001f7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f76:	887a      	ldrh	r2, [r7, #2]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f9a:	887a      	ldrh	r2, [r7, #2]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	041a      	lsls	r2, r3, #16
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	43d9      	mvns	r1, r3
 8001fa6:	887b      	ldrh	r3, [r7, #2]
 8001fa8:	400b      	ands	r3, r1
 8001faa:	431a      	orrs	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	619a      	str	r2, [r3, #24]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fc8:	695a      	ldr	r2, [r3, #20]
 8001fca:	88fb      	ldrh	r3, [r7, #6]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d006      	beq.n	8001fe0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fd2:	4a05      	ldr	r2, [pc, #20]	@ (8001fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fd4:	88fb      	ldrh	r3, [r7, #6]
 8001fd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff f894 	bl	8001108 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40010400 	.word	0x40010400

08001fec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ff0:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40007000 	.word	0x40007000

08002008 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002016:	d130      	bne.n	800207a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002018:	4b23      	ldr	r3, [pc, #140]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002024:	d038      	beq.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800202e:	4a1e      	ldr	r2, [pc, #120]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002030:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002034:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002036:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2232      	movs	r2, #50	@ 0x32
 800203c:	fb02 f303 	mul.w	r3, r2, r3
 8002040:	4a1b      	ldr	r2, [pc, #108]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002042:	fba2 2303 	umull	r2, r3, r2, r3
 8002046:	0c9b      	lsrs	r3, r3, #18
 8002048:	3301      	adds	r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800204c:	e002      	b.n	8002054 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3b01      	subs	r3, #1
 8002052:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002054:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800205c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002060:	d102      	bne.n	8002068 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f2      	bne.n	800204e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002074:	d110      	bne.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e00f      	b.n	800209a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800207a:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002086:	d007      	beq.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002088:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002090:	4a05      	ldr	r2, [pc, #20]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002092:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002096:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40007000 	.word	0x40007000
 80020ac:	20000000 	.word	0x20000000
 80020b0:	431bde83 	.word	0x431bde83

080020b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e3ca      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c6:	4b97      	ldr	r3, [pc, #604]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020d0:	4b94      	ldr	r3, [pc, #592]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 80e4 	beq.w	80022b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <HAL_RCC_OscConfig+0x4a>
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	f040 808b 	bne.w	800220c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	f040 8087 	bne.w	800220c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020fe:	4b89      	ldr	r3, [pc, #548]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_RCC_OscConfig+0x62>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e3a2      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	4b82      	ldr	r3, [pc, #520]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	2b00      	cmp	r3, #0
 8002124:	d004      	beq.n	8002130 <HAL_RCC_OscConfig+0x7c>
 8002126:	4b7f      	ldr	r3, [pc, #508]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800212e:	e005      	b.n	800213c <HAL_RCC_OscConfig+0x88>
 8002130:	4b7c      	ldr	r3, [pc, #496]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002136:	091b      	lsrs	r3, r3, #4
 8002138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800213c:	4293      	cmp	r3, r2
 800213e:	d223      	bcs.n	8002188 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fd55 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e383      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002154:	4b73      	ldr	r3, [pc, #460]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a72      	ldr	r2, [pc, #456]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800215a:	f043 0308 	orr.w	r3, r3, #8
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	4b70      	ldr	r3, [pc, #448]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	496d      	ldr	r1, [pc, #436]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002172:	4b6c      	ldr	r3, [pc, #432]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	4968      	ldr	r1, [pc, #416]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]
 8002186:	e025      	b.n	80021d4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002188:	4b66      	ldr	r3, [pc, #408]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a65      	ldr	r2, [pc, #404]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800218e:	f043 0308 	orr.w	r3, r3, #8
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b63      	ldr	r3, [pc, #396]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	4960      	ldr	r1, [pc, #384]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a6:	4b5f      	ldr	r3, [pc, #380]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	021b      	lsls	r3, r3, #8
 80021b4:	495b      	ldr	r1, [pc, #364]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d109      	bne.n	80021d4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 fd15 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e343      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021d4:	f000 fc4a 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 80021d8:	4602      	mov	r2, r0
 80021da:	4b52      	ldr	r3, [pc, #328]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	f003 030f 	and.w	r3, r3, #15
 80021e4:	4950      	ldr	r1, [pc, #320]	@ (8002328 <HAL_RCC_OscConfig+0x274>)
 80021e6:	5ccb      	ldrb	r3, [r1, r3]
 80021e8:	f003 031f 	and.w	r3, r3, #31
 80021ec:	fa22 f303 	lsr.w	r3, r2, r3
 80021f0:	4a4e      	ldr	r2, [pc, #312]	@ (800232c <HAL_RCC_OscConfig+0x278>)
 80021f2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002330 <HAL_RCC_OscConfig+0x27c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff faf3 	bl	80017e4 <HAL_InitTick>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d052      	beq.n	80022ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	e327      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d032      	beq.n	800227a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002214:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a42      	ldr	r2, [pc, #264]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002220:	f7ff fb30 	bl	8001884 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002228:	f7ff fb2c 	bl	8001884 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e310      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800223a:	4b3a      	ldr	r3, [pc, #232]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002246:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a36      	ldr	r2, [pc, #216]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800224c:	f043 0308 	orr.w	r3, r3, #8
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b34      	ldr	r3, [pc, #208]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4931      	ldr	r1, [pc, #196]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002264:	4b2f      	ldr	r3, [pc, #188]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	021b      	lsls	r3, r3, #8
 8002272:	492c      	ldr	r1, [pc, #176]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
 8002278:	e01a      	b.n	80022b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800227a:	4b2a      	ldr	r3, [pc, #168]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a29      	ldr	r2, [pc, #164]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002286:	f7ff fafd 	bl	8001884 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800228e:	f7ff faf9 	bl	8001884 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e2dd      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a0:	4b20      	ldr	r3, [pc, #128]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f0      	bne.n	800228e <HAL_RCC_OscConfig+0x1da>
 80022ac:	e000      	b.n	80022b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d074      	beq.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d005      	beq.n	80022ce <HAL_RCC_OscConfig+0x21a>
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	d10e      	bne.n	80022e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d10b      	bne.n	80022e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ce:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d064      	beq.n	80023a4 <HAL_RCC_OscConfig+0x2f0>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d160      	bne.n	80023a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e2ba      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x24a>
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	e026      	b.n	800234c <HAL_RCC_OscConfig+0x298>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002306:	d115      	bne.n	8002334 <HAL_RCC_OscConfig+0x280>
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800230e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a02      	ldr	r2, [pc, #8]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800231a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e014      	b.n	800234c <HAL_RCC_OscConfig+0x298>
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000
 8002328:	08007e40 	.word	0x08007e40
 800232c:	20000000 	.word	0x20000000
 8002330:	20000004 	.word	0x20000004
 8002334:	4ba0      	ldr	r3, [pc, #640]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a9f      	ldr	r2, [pc, #636]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800233a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	4b9d      	ldr	r3, [pc, #628]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a9c      	ldr	r2, [pc, #624]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002346:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800234a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7ff fa96 	bl	8001884 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff fa92 	bl	8001884 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e276      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800236e:	4b92      	ldr	r3, [pc, #584]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x2a8>
 800237a:	e014      	b.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7ff fa82 	bl	8001884 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7ff fa7e 	bl	8001884 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	@ 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e262      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002396:	4b88      	ldr	r3, [pc, #544]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x2d0>
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d060      	beq.n	8002474 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_OscConfig+0x310>
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2b0c      	cmp	r3, #12
 80023bc:	d119      	bne.n	80023f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d116      	bne.n	80023f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c4:	4b7c      	ldr	r3, [pc, #496]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_OscConfig+0x328>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e23f      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023dc:	4b76      	ldr	r3, [pc, #472]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	061b      	lsls	r3, r3, #24
 80023ea:	4973      	ldr	r1, [pc, #460]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f0:	e040      	b.n	8002474 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d023      	beq.n	8002442 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023fa:	4b6f      	ldr	r3, [pc, #444]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a6e      	ldr	r2, [pc, #440]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002404:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002406:	f7ff fa3d 	bl	8001884 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240e:	f7ff fa39 	bl	8001884 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e21d      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002420:	4b65      	ldr	r3, [pc, #404]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242c:	4b62      	ldr	r3, [pc, #392]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	061b      	lsls	r3, r3, #24
 800243a:	495f      	ldr	r1, [pc, #380]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
 8002440:	e018      	b.n	8002474 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002442:	4b5d      	ldr	r3, [pc, #372]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a5c      	ldr	r2, [pc, #368]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800244c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244e:	f7ff fa19 	bl	8001884 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002456:	f7ff fa15 	bl	8001884 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e1f9      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002468:	4b53      	ldr	r3, [pc, #332]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1f0      	bne.n	8002456 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	2b00      	cmp	r3, #0
 800247e:	d03c      	beq.n	80024fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01c      	beq.n	80024c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002488:	4b4b      	ldr	r3, [pc, #300]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800248e:	4a4a      	ldr	r2, [pc, #296]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002498:	f7ff f9f4 	bl	8001884 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a0:	f7ff f9f0 	bl	8001884 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e1d4      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b2:	4b41      	ldr	r3, [pc, #260]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCC_OscConfig+0x3ec>
 80024c0:	e01b      	b.n	80024fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024c2:	4b3d      	ldr	r3, [pc, #244]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024c8:	4a3b      	ldr	r2, [pc, #236]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7ff f9d7 	bl	8001884 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024da:	f7ff f9d3 	bl	8001884 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e1b7      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ec:	4b32      	ldr	r3, [pc, #200]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ef      	bne.n	80024da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 80a6 	beq.w	8002654 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002508:	2300      	movs	r3, #0
 800250a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800250c:	4b2a      	ldr	r3, [pc, #168]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800250e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d10d      	bne.n	8002534 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002518:	4b27      	ldr	r3, [pc, #156]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251c:	4a26      	ldr	r2, [pc, #152]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800251e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002522:	6593      	str	r3, [r2, #88]	@ 0x58
 8002524:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002530:	2301      	movs	r3, #1
 8002532:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002534:	4b21      	ldr	r3, [pc, #132]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d118      	bne.n	8002572 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002540:	4b1e      	ldr	r3, [pc, #120]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1d      	ldr	r2, [pc, #116]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254c:	f7ff f99a 	bl	8001884 <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002554:	f7ff f996 	bl	8001884 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e17a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002566:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0f0      	beq.n	8002554 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d108      	bne.n	800258c <HAL_RCC_OscConfig+0x4d8>
 800257a:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800257c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002580:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800258a:	e029      	b.n	80025e0 <HAL_RCC_OscConfig+0x52c>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2b05      	cmp	r3, #5
 8002592:	d115      	bne.n	80025c0 <HAL_RCC_OscConfig+0x50c>
 8002594:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259a:	4a07      	ldr	r2, [pc, #28]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800259c:	f043 0304 	orr.w	r3, r3, #4
 80025a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025a4:	4b04      	ldr	r3, [pc, #16]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025aa:	4a03      	ldr	r2, [pc, #12]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025b4:	e014      	b.n	80025e0 <HAL_RCC_OscConfig+0x52c>
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40007000 	.word	0x40007000
 80025c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c6:	4a9b      	ldr	r2, [pc, #620]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025c8:	f023 0301 	bic.w	r3, r3, #1
 80025cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025d0:	4b98      	ldr	r3, [pc, #608]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d6:	4a97      	ldr	r2, [pc, #604]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025d8:	f023 0304 	bic.w	r3, r3, #4
 80025dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d016      	beq.n	8002616 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e8:	f7ff f94c 	bl	8001884 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ee:	e00a      	b.n	8002606 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f0:	f7ff f948 	bl	8001884 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e12a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002606:	4b8b      	ldr	r3, [pc, #556]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0ed      	beq.n	80025f0 <HAL_RCC_OscConfig+0x53c>
 8002614:	e015      	b.n	8002642 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002616:	f7ff f935 	bl	8001884 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800261c:	e00a      	b.n	8002634 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261e:	f7ff f931 	bl	8001884 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	f241 3288 	movw	r2, #5000	@ 0x1388
 800262c:	4293      	cmp	r3, r2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e113      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002634:	4b7f      	ldr	r3, [pc, #508]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1ed      	bne.n	800261e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002642:	7ffb      	ldrb	r3, [r7, #31]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d105      	bne.n	8002654 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002648:	4b7a      	ldr	r3, [pc, #488]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	4a79      	ldr	r2, [pc, #484]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800264e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002652:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80fe 	beq.w	800285a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	2b02      	cmp	r3, #2
 8002664:	f040 80d0 	bne.w	8002808 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002668:	4b72      	ldr	r3, [pc, #456]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f003 0203 	and.w	r2, r3, #3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002678:	429a      	cmp	r2, r3
 800267a:	d130      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	3b01      	subs	r3, #1
 8002688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800268a:	429a      	cmp	r2, r3
 800268c:	d127      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002698:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800269a:	429a      	cmp	r2, r3
 800269c:	d11f      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026a8:	2a07      	cmp	r2, #7
 80026aa:	bf14      	ite	ne
 80026ac:	2201      	movne	r2, #1
 80026ae:	2200      	moveq	r2, #0
 80026b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d113      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c0:	085b      	lsrs	r3, r3, #1
 80026c2:	3b01      	subs	r3, #1
 80026c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d109      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d06e      	beq.n	80027bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b0c      	cmp	r3, #12
 80026e2:	d069      	beq.n	80027b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026e4:	4b53      	ldr	r3, [pc, #332]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d105      	bne.n	80026fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80026f0:	4b50      	ldr	r3, [pc, #320]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0ad      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002700:	4b4c      	ldr	r3, [pc, #304]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a4b      	ldr	r2, [pc, #300]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002706:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800270a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800270c:	f7ff f8ba 	bl	8001884 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7ff f8b6 	bl	8001884 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e09a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002726:	4b43      	ldr	r3, [pc, #268]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002732:	4b40      	ldr	r3, [pc, #256]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	4b40      	ldr	r3, [pc, #256]	@ (8002838 <HAL_RCC_OscConfig+0x784>)
 8002738:	4013      	ands	r3, r2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002742:	3a01      	subs	r2, #1
 8002744:	0112      	lsls	r2, r2, #4
 8002746:	4311      	orrs	r1, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800274c:	0212      	lsls	r2, r2, #8
 800274e:	4311      	orrs	r1, r2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002754:	0852      	lsrs	r2, r2, #1
 8002756:	3a01      	subs	r2, #1
 8002758:	0552      	lsls	r2, r2, #21
 800275a:	4311      	orrs	r1, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002760:	0852      	lsrs	r2, r2, #1
 8002762:	3a01      	subs	r2, #1
 8002764:	0652      	lsls	r2, r2, #25
 8002766:	4311      	orrs	r1, r2
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800276c:	0912      	lsrs	r2, r2, #4
 800276e:	0452      	lsls	r2, r2, #17
 8002770:	430a      	orrs	r2, r1
 8002772:	4930      	ldr	r1, [pc, #192]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002774:	4313      	orrs	r3, r2
 8002776:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002778:	4b2e      	ldr	r3, [pc, #184]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a2d      	ldr	r2, [pc, #180]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800277e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002782:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002784:	4b2b      	ldr	r3, [pc, #172]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	4a2a      	ldr	r2, [pc, #168]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800278a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800278e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002790:	f7ff f878 	bl	8001884 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002798:	f7ff f874 	bl	8001884 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e058      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027aa:	4b22      	ldr	r3, [pc, #136]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027b6:	e050      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e04f      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d148      	bne.n	800285a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a19      	ldr	r2, [pc, #100]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d4:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a16      	ldr	r2, [pc, #88]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027e0:	f7ff f850 	bl	8001884 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e8:	f7ff f84c 	bl	8001884 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e030      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0x734>
 8002806:	e028      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2b0c      	cmp	r3, #12
 800280c:	d023      	beq.n	8002856 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a08      	ldr	r2, [pc, #32]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002814:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002818:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281a:	f7ff f833 	bl	8001884 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002820:	e00c      	b.n	800283c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002822:	f7ff f82f 	bl	8001884 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d905      	bls.n	800283c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e013      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
 8002834:	40021000 	.word	0x40021000
 8002838:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1ec      	bne.n	8002822 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800284a:	68da      	ldr	r2, [r3, #12]
 800284c:	4905      	ldr	r1, [pc, #20]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800284e:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <HAL_RCC_OscConfig+0x7b4>)
 8002850:	4013      	ands	r3, r2
 8002852:	60cb      	str	r3, [r1, #12]
 8002854:	e001      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e000      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	feeefffc 	.word	0xfeeefffc

0800286c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0e7      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002880:	4b75      	ldr	r3, [pc, #468]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	429a      	cmp	r2, r3
 800288c:	d910      	bls.n	80028b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288e:	4b72      	ldr	r3, [pc, #456]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 0207 	bic.w	r2, r3, #7
 8002896:	4970      	ldr	r1, [pc, #448]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	4313      	orrs	r3, r2
 800289c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800289e:	4b6e      	ldr	r3, [pc, #440]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0cf      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d010      	beq.n	80028de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	4b66      	ldr	r3, [pc, #408]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d908      	bls.n	80028de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028cc:	4b63      	ldr	r3, [pc, #396]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	4960      	ldr	r1, [pc, #384]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d04c      	beq.n	8002984 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	d107      	bne.n	8002902 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d121      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e0a6      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290a:	4b54      	ldr	r3, [pc, #336]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d115      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e09a      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002922:	4b4e      	ldr	r3, [pc, #312]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e08e      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002932:	4b4a      	ldr	r3, [pc, #296]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e086      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002942:	4b46      	ldr	r3, [pc, #280]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 0203 	bic.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4943      	ldr	r1, [pc, #268]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002954:	f7fe ff96 	bl	8001884 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	e00a      	b.n	8002972 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295c:	f7fe ff92 	bl	8001884 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e06e      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002972:	4b3a      	ldr	r3, [pc, #232]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 020c 	and.w	r2, r3, #12
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	429a      	cmp	r2, r3
 8002982:	d1eb      	bne.n	800295c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d010      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	4b31      	ldr	r3, [pc, #196]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800299c:	429a      	cmp	r2, r3
 800299e:	d208      	bcs.n	80029b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	492b      	ldr	r1, [pc, #172]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029b2:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d210      	bcs.n	80029e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c0:	4b25      	ldr	r3, [pc, #148]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f023 0207 	bic.w	r2, r3, #7
 80029c8:	4923      	ldr	r1, [pc, #140]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d001      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e036      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0304 	and.w	r3, r3, #4
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d008      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ee:	4b1b      	ldr	r3, [pc, #108]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	4918      	ldr	r1, [pc, #96]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d009      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	4910      	ldr	r1, [pc, #64]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a20:	f000 f824 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002a24:	4602      	mov	r2, r0
 8002a26:	4b0d      	ldr	r3, [pc, #52]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	f003 030f 	and.w	r3, r3, #15
 8002a30:	490b      	ldr	r1, [pc, #44]	@ (8002a60 <HAL_RCC_ClockConfig+0x1f4>)
 8002a32:	5ccb      	ldrb	r3, [r1, r3]
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3c:	4a09      	ldr	r2, [pc, #36]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f8>)
 8002a3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_ClockConfig+0x1fc>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fe fecd 	bl	80017e4 <HAL_InitTick>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a4e:	7afb      	ldrb	r3, [r7, #11]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40022000 	.word	0x40022000
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	08007e40 	.word	0x08007e40
 8002a64:	20000000 	.word	0x20000000
 8002a68:	20000004 	.word	0x20000004

08002a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	@ 0x24
 8002a70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	2300      	movs	r3, #0
 8002a78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a84:	4b3b      	ldr	r3, [pc, #236]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d005      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	2b0c      	cmp	r3, #12
 8002a98:	d121      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d11e      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aa0:	4b34      	ldr	r3, [pc, #208]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002aac:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e005      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002abc:	4b2d      	ldr	r3, [pc, #180]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	091b      	lsrs	r3, r3, #4
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8002b78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10d      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d102      	bne.n	8002aea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ae4:	4b25      	ldr	r3, [pc, #148]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	e004      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002af0:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002af2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d134      	bne.n	8002b64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002afa:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d003      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d003      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0xac>
 8002b10:	e005      	b.n	8002b1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002b14:	617b      	str	r3, [r7, #20]
      break;
 8002b16:	e005      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b1a:	617b      	str	r3, [r7, #20]
      break;
 8002b1c:	e002      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	617b      	str	r3, [r7, #20]
      break;
 8002b22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b24:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	3301      	adds	r3, #1
 8002b30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b32:	4b10      	ldr	r3, [pc, #64]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	0a1b      	lsrs	r3, r3, #8
 8002b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	fb03 f202 	mul.w	r2, r3, r2
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	0e5b      	lsrs	r3, r3, #25
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	3301      	adds	r3, #1
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b64:	69bb      	ldr	r3, [r7, #24]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3724      	adds	r7, #36	@ 0x24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	08007e58 	.word	0x08007e58
 8002b7c:	00f42400 	.word	0x00f42400
 8002b80:	007a1200 	.word	0x007a1200

08002b84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000000 	.word	0x20000000

08002b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ba0:	f7ff fff0 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	4904      	ldr	r1, [pc, #16]	@ (8002bc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bb2:	5ccb      	ldrb	r3, [r1, r3]
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	08007e50 	.word	0x08007e50

08002bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bcc:	f7ff ffda 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	0adb      	lsrs	r3, r3, #11
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	4904      	ldr	r1, [pc, #16]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bde:	5ccb      	ldrb	r3, [r1, r3]
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08007e50 	.word	0x08007e50

08002bf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c00:	4b2a      	ldr	r3, [pc, #168]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c0c:	f7ff f9ee 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002c10:	6178      	str	r0, [r7, #20]
 8002c12:	e014      	b.n	8002c3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b25      	ldr	r3, [pc, #148]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c18:	4a24      	ldr	r2, [pc, #144]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c20:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c2c:	f7ff f9de 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002c30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c36:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c44:	d10b      	bne.n	8002c5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b80      	cmp	r3, #128	@ 0x80
 8002c4a:	d919      	bls.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c50:	d902      	bls.n	8002c58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c52:	2302      	movs	r3, #2
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	e013      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c58:	2301      	movs	r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	e010      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b80      	cmp	r3, #128	@ 0x80
 8002c62:	d902      	bls.n	8002c6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c64:	2303      	movs	r3, #3
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	e00a      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b80      	cmp	r3, #128	@ 0x80
 8002c6e:	d102      	bne.n	8002c76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c70:	2302      	movs	r3, #2
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	e004      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b70      	cmp	r3, #112	@ 0x70
 8002c7a:	d101      	bne.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c80:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 0207 	bic.w	r2, r3, #7
 8002c88:	4909      	ldr	r1, [pc, #36]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c90:	4b07      	ldr	r3, [pc, #28]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d001      	beq.n	8002ca2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e000      	b.n	8002ca4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d041      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cd8:	d02a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cda:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cde:	d824      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ce0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ce4:	d008      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ce6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cea:	d81e      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cf4:	d010      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cf6:	e018      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cf8:	4b86      	ldr	r3, [pc, #536]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4a85      	ldr	r2, [pc, #532]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d02:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d04:	e015      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fabb 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d16:	e00c      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3320      	adds	r3, #32
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fba6 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002d24:	4603      	mov	r3, r0
 8002d26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d28:	e003      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d2e:	e000      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d32:	7cfb      	ldrb	r3, [r7, #19]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d38:	4b76      	ldr	r3, [pc, #472]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d46:	4973      	ldr	r1, [pc, #460]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d4e:	e001      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d50:	7cfb      	ldrb	r3, [r7, #19]
 8002d52:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d041      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d64:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d68:	d02a      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d6a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d6e:	d824      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d74:	d008      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d7a:	d81e      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d84:	d010      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d86:	e018      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d88:	4b62      	ldr	r3, [pc, #392]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a61      	ldr	r2, [pc, #388]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d94:	e015      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fa73 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002da6:	e00c      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3320      	adds	r3, #32
 8002dac:	2100      	movs	r1, #0
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fb5e 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002db4:	4603      	mov	r3, r0
 8002db6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002db8:	e003      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	74fb      	strb	r3, [r7, #19]
      break;
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dc2:	7cfb      	ldrb	r3, [r7, #19]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002dc8:	4b52      	ldr	r3, [pc, #328]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd6:	494f      	ldr	r1, [pc, #316]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002dde:	e001      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80a0 	beq.w	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df2:	2300      	movs	r3, #0
 8002df4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002df6:	4b47      	ldr	r3, [pc, #284]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e06:	2300      	movs	r3, #0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e0c:	4b41      	ldr	r3, [pc, #260]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e10:	4a40      	ldr	r2, [pc, #256]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e18:	4b3e      	ldr	r3, [pc, #248]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e24:	2301      	movs	r3, #1
 8002e26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fd26 	bl	8001884 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e3a:	e009      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3c:	f7fe fd22 	bl	8001884 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d902      	bls.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	74fb      	strb	r3, [r7, #19]
        break;
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e50:	4b31      	ldr	r3, [pc, #196]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ef      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d15c      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e62:	4b2c      	ldr	r3, [pc, #176]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01f      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d019      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e80:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e8c:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e92:	4a20      	ldr	r2, [pc, #128]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002eac:	4a19      	ldr	r2, [pc, #100]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d016      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7fe fce1 	bl	8001884 <HAL_GetTick>
 8002ec2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec4:	e00b      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe fcdd 	bl	8001884 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d902      	bls.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	74fb      	strb	r3, [r7, #19]
            break;
 8002edc:	e006      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ede:	4b0d      	ldr	r3, [pc, #52]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0ec      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002eec:	7cfb      	ldrb	r3, [r7, #19]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f02:	4904      	ldr	r1, [pc, #16]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f0a:	e009      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f0c:	7cfb      	ldrb	r3, [r7, #19]
 8002f0e:	74bb      	strb	r3, [r7, #18]
 8002f10:	e006      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f20:	7c7b      	ldrb	r3, [r7, #17]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d105      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f26:	4b9e      	ldr	r3, [pc, #632]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2a:	4a9d      	ldr	r2, [pc, #628]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f30:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f3e:	4b98      	ldr	r3, [pc, #608]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	f023 0203 	bic.w	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4c:	4994      	ldr	r1, [pc, #592]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f60:	4b8f      	ldr	r3, [pc, #572]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f66:	f023 020c 	bic.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6e:	498c      	ldr	r1, [pc, #560]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f82:	4b87      	ldr	r3, [pc, #540]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f88:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	4983      	ldr	r1, [pc, #524]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002faa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	497b      	ldr	r1, [pc, #492]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0310 	and.w	r3, r3, #16
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fc6:	4b76      	ldr	r3, [pc, #472]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd4:	4972      	ldr	r1, [pc, #456]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fe8:	4b6d      	ldr	r3, [pc, #436]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff6:	496a      	ldr	r1, [pc, #424]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800300a:	4b65      	ldr	r3, [pc, #404]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003010:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003018:	4961      	ldr	r1, [pc, #388]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800302c:	4b5c      	ldr	r3, [pc, #368]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003032:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	4959      	ldr	r1, [pc, #356]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800304e:	4b54      	ldr	r3, [pc, #336]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003054:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305c:	4950      	ldr	r1, [pc, #320]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003070:	4b4b      	ldr	r3, [pc, #300]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003076:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307e:	4948      	ldr	r1, [pc, #288]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003092:	4b43      	ldr	r3, [pc, #268]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003098:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	493f      	ldr	r1, [pc, #252]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d028      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030b4:	4b3a      	ldr	r3, [pc, #232]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c2:	4937      	ldr	r1, [pc, #220]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030d2:	d106      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b32      	ldr	r3, [pc, #200]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a31      	ldr	r2, [pc, #196]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
 80030e0:	e011      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030ea:	d10c      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3304      	adds	r3, #4
 80030f0:	2101      	movs	r1, #1
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f8c8 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d028      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003112:	4b23      	ldr	r3, [pc, #140]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003118:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	491f      	ldr	r1, [pc, #124]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003130:	d106      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003132:	4b1b      	ldr	r3, [pc, #108]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	4a1a      	ldr	r2, [pc, #104]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800313c:	60d3      	str	r3, [r2, #12]
 800313e:	e011      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003148:	d10c      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	3304      	adds	r3, #4
 800314e:	2101      	movs	r1, #1
 8003150:	4618      	mov	r0, r3
 8003152:	f000 f899 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003156:	4603      	mov	r3, r0
 8003158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d02b      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003176:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317e:	4908      	ldr	r1, [pc, #32]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800318a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800318e:	d109      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003190:	4b03      	ldr	r3, [pc, #12]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4a02      	ldr	r2, [pc, #8]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800319a:	60d3      	str	r3, [r2, #12]
 800319c:	e014      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ac:	d10c      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2101      	movs	r1, #1
 80031b4:	4618      	mov	r0, r3
 80031b6:	f000 f867 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80031ba:	4603      	mov	r3, r0
 80031bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031c4:	7cfb      	ldrb	r3, [r7, #19]
 80031c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d02f      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031e2:	4928      	ldr	r1, [pc, #160]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031f2:	d10d      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3304      	adds	r3, #4
 80031f8:	2102      	movs	r1, #2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 f844 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d014      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	74bb      	strb	r3, [r7, #18]
 800320e:	e011      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003218:	d10c      	bne.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3320      	adds	r3, #32
 800321e:	2102      	movs	r1, #2
 8003220:	4618      	mov	r0, r3
 8003222:	f000 f925 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800322a:	7cfb      	ldrb	r3, [r7, #19]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003230:	7cfb      	ldrb	r3, [r7, #19]
 8003232:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003240:	4b10      	ldr	r3, [pc, #64]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003246:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800324e:	490d      	ldr	r1, [pc, #52]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00b      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003262:	4b08      	ldr	r3, [pc, #32]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003268:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003272:	4904      	ldr	r1, [pc, #16]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800327a:	7cbb      	ldrb	r3, [r7, #18]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000

08003288 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003296:	4b75      	ldr	r3, [pc, #468]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d018      	beq.n	80032d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032a2:	4b72      	ldr	r3, [pc, #456]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f003 0203 	and.w	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d10d      	bne.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
       ||
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032ba:	4b6c      	ldr	r3, [pc, #432]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
       ||
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d047      	beq.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	73fb      	strb	r3, [r7, #15]
 80032d2:	e044      	b.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d018      	beq.n	800330e <RCCEx_PLLSAI1_Config+0x86>
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d825      	bhi.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d002      	beq.n	80032ea <RCCEx_PLLSAI1_Config+0x62>
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d009      	beq.n	80032fc <RCCEx_PLLSAI1_Config+0x74>
 80032e8:	e020      	b.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032ea:	4b60      	ldr	r3, [pc, #384]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11d      	bne.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fa:	e01a      	b.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032fc:	4b5b      	ldr	r3, [pc, #364]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003304:	2b00      	cmp	r3, #0
 8003306:	d116      	bne.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330c:	e013      	b.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800330e:	4b57      	ldr	r3, [pc, #348]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10f      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800331a:	4b54      	ldr	r3, [pc, #336]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800332a:	e006      	b.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      break;
 8003330:	e004      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003332:	bf00      	nop
 8003334:	e002      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003336:	bf00      	nop
 8003338:	e000      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800333a:	bf00      	nop
    }

    if(status == HAL_OK)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10d      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003342:	4b4a      	ldr	r3, [pc, #296]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6819      	ldr	r1, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	430b      	orrs	r3, r1
 8003358:	4944      	ldr	r1, [pc, #272]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d17d      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003364:	4b41      	ldr	r3, [pc, #260]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a40      	ldr	r2, [pc, #256]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800336a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800336e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003370:	f7fe fa88 	bl	8001884 <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003376:	e009      	b.n	800338c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003378:	f7fe fa84 	bl	8001884 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d902      	bls.n	800338c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	73fb      	strb	r3, [r7, #15]
        break;
 800338a:	e005      	b.n	8003398 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800338c:	4b37      	ldr	r3, [pc, #220]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1ef      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d160      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d111      	bne.n	80033c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033a4:	4b31      	ldr	r3, [pc, #196]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80033ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6892      	ldr	r2, [r2, #8]
 80033b4:	0211      	lsls	r1, r2, #8
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	68d2      	ldr	r2, [r2, #12]
 80033ba:	0912      	lsrs	r2, r2, #4
 80033bc:	0452      	lsls	r2, r2, #17
 80033be:	430a      	orrs	r2, r1
 80033c0:	492a      	ldr	r1, [pc, #168]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	610b      	str	r3, [r1, #16]
 80033c6:	e027      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d112      	bne.n	80033f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ce:	4b27      	ldr	r3, [pc, #156]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80033d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6892      	ldr	r2, [r2, #8]
 80033de:	0211      	lsls	r1, r2, #8
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6912      	ldr	r2, [r2, #16]
 80033e4:	0852      	lsrs	r2, r2, #1
 80033e6:	3a01      	subs	r2, #1
 80033e8:	0552      	lsls	r2, r2, #21
 80033ea:	430a      	orrs	r2, r1
 80033ec:	491f      	ldr	r1, [pc, #124]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	610b      	str	r3, [r1, #16]
 80033f2:	e011      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033f4:	4b1d      	ldr	r3, [pc, #116]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80033fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6892      	ldr	r2, [r2, #8]
 8003404:	0211      	lsls	r1, r2, #8
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6952      	ldr	r2, [r2, #20]
 800340a:	0852      	lsrs	r2, r2, #1
 800340c:	3a01      	subs	r2, #1
 800340e:	0652      	lsls	r2, r2, #25
 8003410:	430a      	orrs	r2, r1
 8003412:	4916      	ldr	r1, [pc, #88]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003414:	4313      	orrs	r3, r2
 8003416:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003418:	4b14      	ldr	r3, [pc, #80]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a13      	ldr	r2, [pc, #76]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003422:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003424:	f7fe fa2e 	bl	8001884 <HAL_GetTick>
 8003428:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800342a:	e009      	b.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800342c:	f7fe fa2a 	bl	8001884 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d902      	bls.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	73fb      	strb	r3, [r7, #15]
          break;
 800343e:	e005      	b.n	800344c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003440:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ef      	beq.n	800342c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003452:	4b06      	ldr	r3, [pc, #24]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	4904      	ldr	r1, [pc, #16]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800345c:	4313      	orrs	r3, r2
 800345e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003460:	7bfb      	ldrb	r3, [r7, #15]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40021000 	.word	0x40021000

08003470 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800347e:	4b6a      	ldr	r3, [pc, #424]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d018      	beq.n	80034bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800348a:	4b67      	ldr	r3, [pc, #412]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0203 	and.w	r2, r3, #3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d10d      	bne.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
       ||
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034a2:	4b61      	ldr	r3, [pc, #388]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
       ||
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d047      	beq.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	73fb      	strb	r3, [r7, #15]
 80034ba:	e044      	b.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d018      	beq.n	80034f6 <RCCEx_PLLSAI2_Config+0x86>
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d825      	bhi.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d002      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x62>
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d009      	beq.n	80034e4 <RCCEx_PLLSAI2_Config+0x74>
 80034d0:	e020      	b.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034d2:	4b55      	ldr	r3, [pc, #340]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d11d      	bne.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e01a      	b.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034e4:	4b50      	ldr	r3, [pc, #320]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d116      	bne.n	800351e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f4:	e013      	b.n	800351e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10f      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003502:	4b49      	ldr	r3, [pc, #292]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003512:	e006      	b.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      break;
 8003518:	e004      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351a:	bf00      	nop
 800351c:	e002      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351e:	bf00      	nop
 8003520:	e000      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003522:	bf00      	nop
    }

    if(status == HAL_OK)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10d      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800352a:	4b3f      	ldr	r3, [pc, #252]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6819      	ldr	r1, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	3b01      	subs	r3, #1
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	430b      	orrs	r3, r1
 8003540:	4939      	ldr	r1, [pc, #228]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d167      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800354c:	4b36      	ldr	r3, [pc, #216]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a35      	ldr	r2, [pc, #212]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003552:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003558:	f7fe f994 	bl	8001884 <HAL_GetTick>
 800355c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800355e:	e009      	b.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003560:	f7fe f990 	bl	8001884 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d902      	bls.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	73fb      	strb	r3, [r7, #15]
        break;
 8003572:	e005      	b.n	8003580 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003574:	4b2c      	ldr	r3, [pc, #176]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1ef      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003580:	7bfb      	ldrb	r3, [r7, #15]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d14a      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d111      	bne.n	80035b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800358c:	4b26      	ldr	r3, [pc, #152]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6892      	ldr	r2, [r2, #8]
 800359c:	0211      	lsls	r1, r2, #8
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68d2      	ldr	r2, [r2, #12]
 80035a2:	0912      	lsrs	r2, r2, #4
 80035a4:	0452      	lsls	r2, r2, #17
 80035a6:	430a      	orrs	r2, r1
 80035a8:	491f      	ldr	r1, [pc, #124]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	614b      	str	r3, [r1, #20]
 80035ae:	e011      	b.n	80035d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80035b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6892      	ldr	r2, [r2, #8]
 80035c0:	0211      	lsls	r1, r2, #8
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6912      	ldr	r2, [r2, #16]
 80035c6:	0852      	lsrs	r2, r2, #1
 80035c8:	3a01      	subs	r2, #1
 80035ca:	0652      	lsls	r2, r2, #25
 80035cc:	430a      	orrs	r2, r1
 80035ce:	4916      	ldr	r1, [pc, #88]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035d4:	4b14      	ldr	r3, [pc, #80]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e0:	f7fe f950 	bl	8001884 <HAL_GetTick>
 80035e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035e6:	e009      	b.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035e8:	f7fe f94c 	bl	8001884 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d902      	bls.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	73fb      	strb	r3, [r7, #15]
          break;
 80035fa:	e005      	b.n	8003608 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ef      	beq.n	80035e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800360e:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003610:	695a      	ldr	r2, [r3, #20]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4904      	ldr	r1, [pc, #16]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003618:	4313      	orrs	r3, r2
 800361a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800361c:	7bfb      	ldrb	r3, [r7, #15]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000

0800362c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e049      	b.n	80036d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d106      	bne.n	8003658 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7fd fe12 	bl	800127c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3304      	adds	r3, #4
 8003668:	4619      	mov	r1, r3
 800366a:	4610      	mov	r0, r2
 800366c:	f000 fa50 	bl	8003b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d109      	bne.n	8003700 <HAL_TIM_PWM_Start+0x24>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	bf14      	ite	ne
 80036f8:	2301      	movne	r3, #1
 80036fa:	2300      	moveq	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	e03c      	b.n	800377a <HAL_TIM_PWM_Start+0x9e>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2b04      	cmp	r3, #4
 8003704:	d109      	bne.n	800371a <HAL_TIM_PWM_Start+0x3e>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	bf14      	ite	ne
 8003712:	2301      	movne	r3, #1
 8003714:	2300      	moveq	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	e02f      	b.n	800377a <HAL_TIM_PWM_Start+0x9e>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b08      	cmp	r3, #8
 800371e:	d109      	bne.n	8003734 <HAL_TIM_PWM_Start+0x58>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b01      	cmp	r3, #1
 800372a:	bf14      	ite	ne
 800372c:	2301      	movne	r3, #1
 800372e:	2300      	moveq	r3, #0
 8003730:	b2db      	uxtb	r3, r3
 8003732:	e022      	b.n	800377a <HAL_TIM_PWM_Start+0x9e>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	2b0c      	cmp	r3, #12
 8003738:	d109      	bne.n	800374e <HAL_TIM_PWM_Start+0x72>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b01      	cmp	r3, #1
 8003744:	bf14      	ite	ne
 8003746:	2301      	movne	r3, #1
 8003748:	2300      	moveq	r3, #0
 800374a:	b2db      	uxtb	r3, r3
 800374c:	e015      	b.n	800377a <HAL_TIM_PWM_Start+0x9e>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b10      	cmp	r3, #16
 8003752:	d109      	bne.n	8003768 <HAL_TIM_PWM_Start+0x8c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	bf14      	ite	ne
 8003760:	2301      	movne	r3, #1
 8003762:	2300      	moveq	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	e008      	b.n	800377a <HAL_TIM_PWM_Start+0x9e>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	bf14      	ite	ne
 8003774:	2301      	movne	r3, #1
 8003776:	2300      	moveq	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e09c      	b.n	80038bc <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d104      	bne.n	8003792 <HAL_TIM_PWM_Start+0xb6>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2202      	movs	r2, #2
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003790:	e023      	b.n	80037da <HAL_TIM_PWM_Start+0xfe>
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2b04      	cmp	r3, #4
 8003796:	d104      	bne.n	80037a2 <HAL_TIM_PWM_Start+0xc6>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037a0:	e01b      	b.n	80037da <HAL_TIM_PWM_Start+0xfe>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d104      	bne.n	80037b2 <HAL_TIM_PWM_Start+0xd6>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037b0:	e013      	b.n	80037da <HAL_TIM_PWM_Start+0xfe>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b0c      	cmp	r3, #12
 80037b6:	d104      	bne.n	80037c2 <HAL_TIM_PWM_Start+0xe6>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037c0:	e00b      	b.n	80037da <HAL_TIM_PWM_Start+0xfe>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d104      	bne.n	80037d2 <HAL_TIM_PWM_Start+0xf6>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037d0:	e003      	b.n	80037da <HAL_TIM_PWM_Start+0xfe>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2202      	movs	r2, #2
 80037d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2201      	movs	r2, #1
 80037e0:	6839      	ldr	r1, [r7, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 fd10 	bl	8004208 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a35      	ldr	r2, [pc, #212]	@ (80038c4 <HAL_TIM_PWM_Start+0x1e8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d013      	beq.n	800381a <HAL_TIM_PWM_Start+0x13e>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a34      	ldr	r2, [pc, #208]	@ (80038c8 <HAL_TIM_PWM_Start+0x1ec>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d00e      	beq.n	800381a <HAL_TIM_PWM_Start+0x13e>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a32      	ldr	r2, [pc, #200]	@ (80038cc <HAL_TIM_PWM_Start+0x1f0>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d009      	beq.n	800381a <HAL_TIM_PWM_Start+0x13e>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a31      	ldr	r2, [pc, #196]	@ (80038d0 <HAL_TIM_PWM_Start+0x1f4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d004      	beq.n	800381a <HAL_TIM_PWM_Start+0x13e>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a2f      	ldr	r2, [pc, #188]	@ (80038d4 <HAL_TIM_PWM_Start+0x1f8>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_TIM_PWM_Start+0x142>
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <HAL_TIM_PWM_Start+0x144>
 800381e:	2300      	movs	r3, #0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003832:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a22      	ldr	r2, [pc, #136]	@ (80038c4 <HAL_TIM_PWM_Start+0x1e8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d01d      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003846:	d018      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a22      	ldr	r2, [pc, #136]	@ (80038d8 <HAL_TIM_PWM_Start+0x1fc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d013      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a21      	ldr	r2, [pc, #132]	@ (80038dc <HAL_TIM_PWM_Start+0x200>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00e      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1f      	ldr	r2, [pc, #124]	@ (80038e0 <HAL_TIM_PWM_Start+0x204>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d009      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a17      	ldr	r2, [pc, #92]	@ (80038c8 <HAL_TIM_PWM_Start+0x1ec>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d004      	beq.n	800387a <HAL_TIM_PWM_Start+0x19e>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a15      	ldr	r2, [pc, #84]	@ (80038cc <HAL_TIM_PWM_Start+0x1f0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d115      	bne.n	80038a6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	4b18      	ldr	r3, [pc, #96]	@ (80038e4 <HAL_TIM_PWM_Start+0x208>)
 8003882:	4013      	ands	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b06      	cmp	r3, #6
 800388a:	d015      	beq.n	80038b8 <HAL_TIM_PWM_Start+0x1dc>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003892:	d011      	beq.n	80038b8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f042 0201 	orr.w	r2, r2, #1
 80038a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a4:	e008      	b.n	80038b8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	e000      	b.n	80038ba <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	40013400 	.word	0x40013400
 80038cc:	40014000 	.word	0x40014000
 80038d0:	40014400 	.word	0x40014400
 80038d4:	40014800 	.word	0x40014800
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40000800 	.word	0x40000800
 80038e0:	40000c00 	.word	0x40000c00
 80038e4:	00010007 	.word	0x00010007

080038e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d101      	bne.n	8003906 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003902:	2302      	movs	r3, #2
 8003904:	e0ff      	b.n	8003b06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b14      	cmp	r3, #20
 8003912:	f200 80f0 	bhi.w	8003af6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003916:	a201      	add	r2, pc, #4	@ (adr r2, 800391c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391c:	08003971 	.word	0x08003971
 8003920:	08003af7 	.word	0x08003af7
 8003924:	08003af7 	.word	0x08003af7
 8003928:	08003af7 	.word	0x08003af7
 800392c:	080039b1 	.word	0x080039b1
 8003930:	08003af7 	.word	0x08003af7
 8003934:	08003af7 	.word	0x08003af7
 8003938:	08003af7 	.word	0x08003af7
 800393c:	080039f3 	.word	0x080039f3
 8003940:	08003af7 	.word	0x08003af7
 8003944:	08003af7 	.word	0x08003af7
 8003948:	08003af7 	.word	0x08003af7
 800394c:	08003a33 	.word	0x08003a33
 8003950:	08003af7 	.word	0x08003af7
 8003954:	08003af7 	.word	0x08003af7
 8003958:	08003af7 	.word	0x08003af7
 800395c:	08003a75 	.word	0x08003a75
 8003960:	08003af7 	.word	0x08003af7
 8003964:	08003af7 	.word	0x08003af7
 8003968:	08003af7 	.word	0x08003af7
 800396c:	08003ab5 	.word	0x08003ab5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f970 	bl	8003c5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699a      	ldr	r2, [r3, #24]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 0208 	orr.w	r2, r2, #8
 800398a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699a      	ldr	r2, [r3, #24]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0204 	bic.w	r2, r2, #4
 800399a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6999      	ldr	r1, [r3, #24]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	691a      	ldr	r2, [r3, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	619a      	str	r2, [r3, #24]
      break;
 80039ae:	e0a5      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68b9      	ldr	r1, [r7, #8]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 f9e0 	bl	8003d7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	699a      	ldr	r2, [r3, #24]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	699a      	ldr	r2, [r3, #24]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6999      	ldr	r1, [r3, #24]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	021a      	lsls	r2, r3, #8
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	619a      	str	r2, [r3, #24]
      break;
 80039f0:	e084      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68b9      	ldr	r1, [r7, #8]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 fa49 	bl	8003e90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	69da      	ldr	r2, [r3, #28]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0208 	orr.w	r2, r2, #8
 8003a0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	69da      	ldr	r2, [r3, #28]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0204 	bic.w	r2, r2, #4
 8003a1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69d9      	ldr	r1, [r3, #28]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	61da      	str	r2, [r3, #28]
      break;
 8003a30:	e064      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 fab1 	bl	8003fa0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	69da      	ldr	r2, [r3, #28]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69da      	ldr	r2, [r3, #28]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69d9      	ldr	r1, [r3, #28]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	021a      	lsls	r2, r3, #8
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	61da      	str	r2, [r3, #28]
      break;
 8003a72:	e043      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 fafa 	bl	8004074 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0208 	orr.w	r2, r2, #8
 8003a8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0204 	bic.w	r2, r2, #4
 8003a9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	691a      	ldr	r2, [r3, #16]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003ab2:	e023      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68b9      	ldr	r1, [r7, #8]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fb3e 	bl	800413c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ace:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ade:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	021a      	lsls	r2, r3, #8
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003af4:	e002      	b.n	8003afc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	75fb      	strb	r3, [r7, #23]
      break;
 8003afa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop

08003b10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a46      	ldr	r2, [pc, #280]	@ (8003c3c <TIM_Base_SetConfig+0x12c>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d013      	beq.n	8003b50 <TIM_Base_SetConfig+0x40>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b2e:	d00f      	beq.n	8003b50 <TIM_Base_SetConfig+0x40>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a43      	ldr	r2, [pc, #268]	@ (8003c40 <TIM_Base_SetConfig+0x130>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d00b      	beq.n	8003b50 <TIM_Base_SetConfig+0x40>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a42      	ldr	r2, [pc, #264]	@ (8003c44 <TIM_Base_SetConfig+0x134>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d007      	beq.n	8003b50 <TIM_Base_SetConfig+0x40>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a41      	ldr	r2, [pc, #260]	@ (8003c48 <TIM_Base_SetConfig+0x138>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d003      	beq.n	8003b50 <TIM_Base_SetConfig+0x40>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a40      	ldr	r2, [pc, #256]	@ (8003c4c <TIM_Base_SetConfig+0x13c>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d108      	bne.n	8003b62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a35      	ldr	r2, [pc, #212]	@ (8003c3c <TIM_Base_SetConfig+0x12c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01f      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b70:	d01b      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a32      	ldr	r2, [pc, #200]	@ (8003c40 <TIM_Base_SetConfig+0x130>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d017      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a31      	ldr	r2, [pc, #196]	@ (8003c44 <TIM_Base_SetConfig+0x134>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d013      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a30      	ldr	r2, [pc, #192]	@ (8003c48 <TIM_Base_SetConfig+0x138>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d00f      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a2f      	ldr	r2, [pc, #188]	@ (8003c4c <TIM_Base_SetConfig+0x13c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00b      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a2e      	ldr	r2, [pc, #184]	@ (8003c50 <TIM_Base_SetConfig+0x140>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d007      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c54 <TIM_Base_SetConfig+0x144>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d003      	beq.n	8003baa <TIM_Base_SetConfig+0x9a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a2c      	ldr	r2, [pc, #176]	@ (8003c58 <TIM_Base_SetConfig+0x148>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d108      	bne.n	8003bbc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a16      	ldr	r2, [pc, #88]	@ (8003c3c <TIM_Base_SetConfig+0x12c>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00f      	beq.n	8003c08 <TIM_Base_SetConfig+0xf8>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a18      	ldr	r2, [pc, #96]	@ (8003c4c <TIM_Base_SetConfig+0x13c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d00b      	beq.n	8003c08 <TIM_Base_SetConfig+0xf8>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a17      	ldr	r2, [pc, #92]	@ (8003c50 <TIM_Base_SetConfig+0x140>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d007      	beq.n	8003c08 <TIM_Base_SetConfig+0xf8>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a16      	ldr	r2, [pc, #88]	@ (8003c54 <TIM_Base_SetConfig+0x144>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d003      	beq.n	8003c08 <TIM_Base_SetConfig+0xf8>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a15      	ldr	r2, [pc, #84]	@ (8003c58 <TIM_Base_SetConfig+0x148>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d103      	bne.n	8003c10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d105      	bne.n	8003c2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f023 0201 	bic.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	611a      	str	r2, [r3, #16]
  }
}
 8003c2e:	bf00      	nop
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40012c00 	.word	0x40012c00
 8003c40:	40000400 	.word	0x40000400
 8003c44:	40000800 	.word	0x40000800
 8003c48:	40000c00 	.word	0x40000c00
 8003c4c:	40013400 	.word	0x40013400
 8003c50:	40014000 	.word	0x40014000
 8003c54:	40014400 	.word	0x40014400
 8003c58:	40014800 	.word	0x40014800

08003c5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f023 0201 	bic.w	r2, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0303 	bic.w	r3, r3, #3
 8003c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f023 0302 	bic.w	r3, r3, #2
 8003ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a2c      	ldr	r2, [pc, #176]	@ (8003d68 <TIM_OC1_SetConfig+0x10c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00f      	beq.n	8003cdc <TIM_OC1_SetConfig+0x80>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a2b      	ldr	r2, [pc, #172]	@ (8003d6c <TIM_OC1_SetConfig+0x110>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d00b      	beq.n	8003cdc <TIM_OC1_SetConfig+0x80>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8003d70 <TIM_OC1_SetConfig+0x114>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d007      	beq.n	8003cdc <TIM_OC1_SetConfig+0x80>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a29      	ldr	r2, [pc, #164]	@ (8003d74 <TIM_OC1_SetConfig+0x118>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d003      	beq.n	8003cdc <TIM_OC1_SetConfig+0x80>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a28      	ldr	r2, [pc, #160]	@ (8003d78 <TIM_OC1_SetConfig+0x11c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10c      	bne.n	8003cf6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f023 0308 	bic.w	r3, r3, #8
 8003ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f023 0304 	bic.w	r3, r3, #4
 8003cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003d68 <TIM_OC1_SetConfig+0x10c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00f      	beq.n	8003d1e <TIM_OC1_SetConfig+0xc2>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a1a      	ldr	r2, [pc, #104]	@ (8003d6c <TIM_OC1_SetConfig+0x110>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d00b      	beq.n	8003d1e <TIM_OC1_SetConfig+0xc2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a19      	ldr	r2, [pc, #100]	@ (8003d70 <TIM_OC1_SetConfig+0x114>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d007      	beq.n	8003d1e <TIM_OC1_SetConfig+0xc2>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a18      	ldr	r2, [pc, #96]	@ (8003d74 <TIM_OC1_SetConfig+0x118>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d003      	beq.n	8003d1e <TIM_OC1_SetConfig+0xc2>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a17      	ldr	r2, [pc, #92]	@ (8003d78 <TIM_OC1_SetConfig+0x11c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d111      	bne.n	8003d42 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	621a      	str	r2, [r3, #32]
}
 8003d5c:	bf00      	nop
 8003d5e:	371c      	adds	r7, #28
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	40012c00 	.word	0x40012c00
 8003d6c:	40013400 	.word	0x40013400
 8003d70:	40014000 	.word	0x40014000
 8003d74:	40014400 	.word	0x40014400
 8003d78:	40014800 	.word	0x40014800

08003d7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f023 0210 	bic.w	r2, r3, #16
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003daa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f023 0320 	bic.w	r3, r3, #32
 8003dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a28      	ldr	r2, [pc, #160]	@ (8003e7c <TIM_OC2_SetConfig+0x100>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d003      	beq.n	8003de8 <TIM_OC2_SetConfig+0x6c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a27      	ldr	r2, [pc, #156]	@ (8003e80 <TIM_OC2_SetConfig+0x104>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d10d      	bne.n	8003e04 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a1d      	ldr	r2, [pc, #116]	@ (8003e7c <TIM_OC2_SetConfig+0x100>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00f      	beq.n	8003e2c <TIM_OC2_SetConfig+0xb0>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003e80 <TIM_OC2_SetConfig+0x104>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d00b      	beq.n	8003e2c <TIM_OC2_SetConfig+0xb0>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a1b      	ldr	r2, [pc, #108]	@ (8003e84 <TIM_OC2_SetConfig+0x108>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d007      	beq.n	8003e2c <TIM_OC2_SetConfig+0xb0>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8003e88 <TIM_OC2_SetConfig+0x10c>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d003      	beq.n	8003e2c <TIM_OC2_SetConfig+0xb0>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a19      	ldr	r2, [pc, #100]	@ (8003e8c <TIM_OC2_SetConfig+0x110>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d113      	bne.n	8003e54 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	621a      	str	r2, [r3, #32]
}
 8003e6e:	bf00      	nop
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40012c00 	.word	0x40012c00
 8003e80:	40013400 	.word	0x40013400
 8003e84:	40014000 	.word	0x40014000
 8003e88:	40014400 	.word	0x40014400
 8003e8c:	40014800 	.word	0x40014800

08003e90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0303 	bic.w	r3, r3, #3
 8003eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	021b      	lsls	r3, r3, #8
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a27      	ldr	r2, [pc, #156]	@ (8003f8c <TIM_OC3_SetConfig+0xfc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d003      	beq.n	8003efa <TIM_OC3_SetConfig+0x6a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a26      	ldr	r2, [pc, #152]	@ (8003f90 <TIM_OC3_SetConfig+0x100>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d10d      	bne.n	8003f16 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	021b      	lsls	r3, r3, #8
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a1c      	ldr	r2, [pc, #112]	@ (8003f8c <TIM_OC3_SetConfig+0xfc>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00f      	beq.n	8003f3e <TIM_OC3_SetConfig+0xae>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a1b      	ldr	r2, [pc, #108]	@ (8003f90 <TIM_OC3_SetConfig+0x100>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00b      	beq.n	8003f3e <TIM_OC3_SetConfig+0xae>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a1a      	ldr	r2, [pc, #104]	@ (8003f94 <TIM_OC3_SetConfig+0x104>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <TIM_OC3_SetConfig+0xae>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a19      	ldr	r2, [pc, #100]	@ (8003f98 <TIM_OC3_SetConfig+0x108>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d003      	beq.n	8003f3e <TIM_OC3_SetConfig+0xae>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <TIM_OC3_SetConfig+0x10c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d113      	bne.n	8003f66 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	621a      	str	r2, [r3, #32]
}
 8003f80:	bf00      	nop
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40013400 	.word	0x40013400
 8003f94:	40014000 	.word	0x40014000
 8003f98:	40014400 	.word	0x40014400
 8003f9c:	40014800 	.word	0x40014800

08003fa0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b087      	sub	sp, #28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	021b      	lsls	r3, r3, #8
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003fee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	031b      	lsls	r3, r3, #12
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <TIM_OC4_SetConfig+0xc0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d00f      	beq.n	8004024 <TIM_OC4_SetConfig+0x84>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a17      	ldr	r2, [pc, #92]	@ (8004064 <TIM_OC4_SetConfig+0xc4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00b      	beq.n	8004024 <TIM_OC4_SetConfig+0x84>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a16      	ldr	r2, [pc, #88]	@ (8004068 <TIM_OC4_SetConfig+0xc8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d007      	beq.n	8004024 <TIM_OC4_SetConfig+0x84>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a15      	ldr	r2, [pc, #84]	@ (800406c <TIM_OC4_SetConfig+0xcc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d003      	beq.n	8004024 <TIM_OC4_SetConfig+0x84>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a14      	ldr	r2, [pc, #80]	@ (8004070 <TIM_OC4_SetConfig+0xd0>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d109      	bne.n	8004038 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800402a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	019b      	lsls	r3, r3, #6
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	4313      	orrs	r3, r2
 8004036:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	621a      	str	r2, [r3, #32]
}
 8004052:	bf00      	nop
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40012c00 	.word	0x40012c00
 8004064:	40013400 	.word	0x40013400
 8004068:	40014000 	.word	0x40014000
 800406c:	40014400 	.word	0x40014400
 8004070:	40014800 	.word	0x40014800

08004074 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004074:	b480      	push	{r7}
 8004076:	b087      	sub	sp, #28
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80040b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	041b      	lsls	r3, r3, #16
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a17      	ldr	r2, [pc, #92]	@ (8004128 <TIM_OC5_SetConfig+0xb4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d00f      	beq.n	80040ee <TIM_OC5_SetConfig+0x7a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a16      	ldr	r2, [pc, #88]	@ (800412c <TIM_OC5_SetConfig+0xb8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00b      	beq.n	80040ee <TIM_OC5_SetConfig+0x7a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a15      	ldr	r2, [pc, #84]	@ (8004130 <TIM_OC5_SetConfig+0xbc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d007      	beq.n	80040ee <TIM_OC5_SetConfig+0x7a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a14      	ldr	r2, [pc, #80]	@ (8004134 <TIM_OC5_SetConfig+0xc0>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d003      	beq.n	80040ee <TIM_OC5_SetConfig+0x7a>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a13      	ldr	r2, [pc, #76]	@ (8004138 <TIM_OC5_SetConfig+0xc4>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d109      	bne.n	8004102 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	021b      	lsls	r3, r3, #8
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	621a      	str	r2, [r3, #32]
}
 800411c:	bf00      	nop
 800411e:	371c      	adds	r7, #28
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40013400 	.word	0x40013400
 8004130:	40014000 	.word	0x40014000
 8004134:	40014400 	.word	0x40014400
 8004138:	40014800 	.word	0x40014800

0800413c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800413c:	b480      	push	{r7}
 800413e:	b087      	sub	sp, #28
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800416a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800416e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	021b      	lsls	r3, r3, #8
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004182:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	051b      	lsls	r3, r3, #20
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a18      	ldr	r2, [pc, #96]	@ (80041f4 <TIM_OC6_SetConfig+0xb8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00f      	beq.n	80041b8 <TIM_OC6_SetConfig+0x7c>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a17      	ldr	r2, [pc, #92]	@ (80041f8 <TIM_OC6_SetConfig+0xbc>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d00b      	beq.n	80041b8 <TIM_OC6_SetConfig+0x7c>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a16      	ldr	r2, [pc, #88]	@ (80041fc <TIM_OC6_SetConfig+0xc0>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d007      	beq.n	80041b8 <TIM_OC6_SetConfig+0x7c>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a15      	ldr	r2, [pc, #84]	@ (8004200 <TIM_OC6_SetConfig+0xc4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d003      	beq.n	80041b8 <TIM_OC6_SetConfig+0x7c>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a14      	ldr	r2, [pc, #80]	@ (8004204 <TIM_OC6_SetConfig+0xc8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d109      	bne.n	80041cc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	029b      	lsls	r3, r3, #10
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40012c00 	.word	0x40012c00
 80041f8:	40013400 	.word	0x40013400
 80041fc:	40014000 	.word	0x40014000
 8004200:	40014400 	.word	0x40014400
 8004204:	40014800 	.word	0x40014800

08004208 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004208:	b480      	push	{r7}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	f003 031f 	and.w	r3, r3, #31
 800421a:	2201      	movs	r2, #1
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a1a      	ldr	r2, [r3, #32]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	43db      	mvns	r3, r3
 800422a:	401a      	ands	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a1a      	ldr	r2, [r3, #32]
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f003 031f 	and.w	r3, r3, #31
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	fa01 f303 	lsl.w	r3, r1, r3
 8004240:	431a      	orrs	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
	...

08004254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004264:	2b01      	cmp	r3, #1
 8004266:	d101      	bne.n	800426c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004268:	2302      	movs	r3, #2
 800426a:	e068      	b.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a2e      	ldr	r2, [pc, #184]	@ (800434c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a2d      	ldr	r2, [pc, #180]	@ (8004350 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d108      	bne.n	80042b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80042a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a1e      	ldr	r2, [pc, #120]	@ (800434c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d01d      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042de:	d018      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004354 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d013      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004358 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d00e      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a18      	ldr	r2, [pc, #96]	@ (800435c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d009      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a13      	ldr	r2, [pc, #76]	@ (8004350 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d004      	beq.n	8004312 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a14      	ldr	r2, [pc, #80]	@ (8004360 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d10c      	bne.n	800432c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	4313      	orrs	r3, r2
 8004322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40012c00 	.word	0x40012c00
 8004350:	40013400 	.word	0x40013400
 8004354:	40000400 	.word	0x40000400
 8004358:	40000800 	.word	0x40000800
 800435c:	40000c00 	.word	0x40000c00
 8004360:	40014000 	.word	0x40014000

08004364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e040      	b.n	80043f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800437a:	2b00      	cmp	r3, #0
 800437c:	d106      	bne.n	800438c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7fc ffd0 	bl	800132c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2224      	movs	r2, #36	@ 0x24
 8004390:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0201 	bic.w	r2, r2, #1
 80043a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f001 f878 	bl	80054a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 fdbd 	bl	8004f30 <UART_SetConfig>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d101      	bne.n	80043c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e01b      	b.n	80043f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f001 f8f7 	bl	80055e4 <UART_CheckIdleState>
 80043f6:	4603      	mov	r3, r0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08a      	sub	sp, #40	@ 0x28
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	4613      	mov	r3, r2
 800440e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004414:	2b20      	cmp	r3, #32
 8004416:	d177      	bne.n	8004508 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <HAL_UART_Transmit+0x24>
 800441e:	88fb      	ldrh	r3, [r7, #6]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e070      	b.n	800450a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2221      	movs	r2, #33	@ 0x21
 8004434:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004436:	f7fd fa25 	bl	8001884 <HAL_GetTick>
 800443a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	88fa      	ldrh	r2, [r7, #6]
 8004440:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	88fa      	ldrh	r2, [r7, #6]
 8004448:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004454:	d108      	bne.n	8004468 <HAL_UART_Transmit+0x68>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d104      	bne.n	8004468 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	e003      	b.n	8004470 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800446c:	2300      	movs	r3, #0
 800446e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004470:	e02f      	b.n	80044d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2180      	movs	r1, #128	@ 0x80
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f001 f959 	bl	8005734 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d004      	beq.n	8004492 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2220      	movs	r2, #32
 800448c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e03b      	b.n	800450a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	881a      	ldrh	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a4:	b292      	uxth	r2, r2
 80044a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	3302      	adds	r3, #2
 80044ac:	61bb      	str	r3, [r7, #24]
 80044ae:	e007      	b.n	80044c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	781a      	ldrb	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	3301      	adds	r3, #1
 80044be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1c9      	bne.n	8004472 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	2200      	movs	r2, #0
 80044e6:	2140      	movs	r1, #64	@ 0x40
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f001 f923 	bl	8005734 <UART_WaitOnFlagUntilTimeout>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d004      	beq.n	80044fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e005      	b.n	800450a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2220      	movs	r2, #32
 8004502:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004504:	2300      	movs	r3, #0
 8004506:	e000      	b.n	800450a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004508:	2302      	movs	r3, #2
  }
}
 800450a:	4618      	mov	r0, r3
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b08a      	sub	sp, #40	@ 0x28
 8004516:	af02      	add	r7, sp, #8
 8004518:	60f8      	str	r0, [r7, #12]
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	603b      	str	r3, [r7, #0]
 800451e:	4613      	mov	r3, r2
 8004520:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004528:	2b20      	cmp	r3, #32
 800452a:	f040 80b6 	bne.w	800469a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <HAL_UART_Receive+0x28>
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e0ae      	b.n	800469c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2222      	movs	r2, #34	@ 0x22
 800454a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004554:	f7fd f996 	bl	8001884 <HAL_GetTick>
 8004558:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	88fa      	ldrh	r2, [r7, #6]
 800455e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	88fa      	ldrh	r2, [r7, #6]
 8004566:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004572:	d10e      	bne.n	8004592 <HAL_UART_Receive+0x80>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d105      	bne.n	8004588 <HAL_UART_Receive+0x76>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004582:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004586:	e02d      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	22ff      	movs	r2, #255	@ 0xff
 800458c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004590:	e028      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10d      	bne.n	80045b6 <HAL_UART_Receive+0xa4>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <HAL_UART_Receive+0x9a>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	22ff      	movs	r2, #255	@ 0xff
 80045a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045aa:	e01b      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	227f      	movs	r2, #127	@ 0x7f
 80045b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045b4:	e016      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045be:	d10d      	bne.n	80045dc <HAL_UART_Receive+0xca>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <HAL_UART_Receive+0xc0>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	227f      	movs	r2, #127	@ 0x7f
 80045cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045d0:	e008      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	223f      	movs	r2, #63	@ 0x3f
 80045d6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045da:	e003      	b.n	80045e4 <HAL_UART_Receive+0xd2>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80045ea:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045f4:	d108      	bne.n	8004608 <HAL_UART_Receive+0xf6>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d104      	bne.n	8004608 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80045fe:	2300      	movs	r3, #0
 8004600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	61bb      	str	r3, [r7, #24]
 8004606:	e003      	b.n	8004610 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800460c:	2300      	movs	r3, #0
 800460e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004610:	e037      	b.n	8004682 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2200      	movs	r2, #0
 800461a:	2120      	movs	r1, #32
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f001 f889 	bl	8005734 <UART_WaitOnFlagUntilTimeout>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2220      	movs	r2, #32
 800462c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e033      	b.n	800469c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10c      	bne.n	8004654 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004640:	b29a      	uxth	r2, r3
 8004642:	8a7b      	ldrh	r3, [r7, #18]
 8004644:	4013      	ands	r3, r2
 8004646:	b29a      	uxth	r2, r3
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	3302      	adds	r3, #2
 8004650:	61bb      	str	r3, [r7, #24]
 8004652:	e00d      	b.n	8004670 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800465a:	b29b      	uxth	r3, r3
 800465c:	b2da      	uxtb	r2, r3
 800465e:	8a7b      	ldrh	r3, [r7, #18]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	4013      	ands	r3, r2
 8004664:	b2da      	uxtb	r2, r3
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	3301      	adds	r3, #1
 800466e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1c1      	bne.n	8004612 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2220      	movs	r2, #32
 8004692:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08a      	sub	sp, #40	@ 0x28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	4613      	mov	r3, r2
 80046b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d137      	bne.n	800472c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <HAL_UART_Receive_IT+0x24>
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e030      	b.n	800472e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a18      	ldr	r2, [pc, #96]	@ (8004738 <HAL_UART_Receive_IT+0x94>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d01f      	beq.n	800471c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d018      	beq.n	800471c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	e853 3f00 	ldrex	r3, [r3]
 80046f6:	613b      	str	r3, [r7, #16]
   return(result);
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	461a      	mov	r2, r3
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	623b      	str	r3, [r7, #32]
 800470a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470c:	69f9      	ldr	r1, [r7, #28]
 800470e:	6a3a      	ldr	r2, [r7, #32]
 8004710:	e841 2300 	strex	r3, r2, [r1]
 8004714:	61bb      	str	r3, [r7, #24]
   return(result);
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1e6      	bne.n	80046ea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	461a      	mov	r2, r3
 8004720:	68b9      	ldr	r1, [r7, #8]
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f001 f874 	bl	8005810 <UART_Start_Receive_IT>
 8004728:	4603      	mov	r3, r0
 800472a:	e000      	b.n	800472e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800472c:	2302      	movs	r3, #2
  }
}
 800472e:	4618      	mov	r0, r3
 8004730:	3728      	adds	r7, #40	@ 0x28
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40008000 	.word	0x40008000

0800473c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b09a      	sub	sp, #104	@ 0x68
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800474c:	e853 3f00 	ldrex	r3, [r3]
 8004750:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004754:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004758:	667b      	str	r3, [r7, #100]	@ 0x64
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	461a      	mov	r2, r3
 8004760:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004762:	657b      	str	r3, [r7, #84]	@ 0x54
 8004764:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004766:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004768:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800476a:	e841 2300 	strex	r3, r2, [r1]
 800476e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1e6      	bne.n	8004744 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	3308      	adds	r3, #8
 800477c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004780:	e853 3f00 	ldrex	r3, [r3]
 8004784:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004788:	f023 0301 	bic.w	r3, r3, #1
 800478c:	663b      	str	r3, [r7, #96]	@ 0x60
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	3308      	adds	r3, #8
 8004794:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004796:	643a      	str	r2, [r7, #64]	@ 0x40
 8004798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800479c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800479e:	e841 2300 	strex	r3, r2, [r1]
 80047a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1e5      	bne.n	8004776 <HAL_UART_AbortReceive_IT+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d118      	bne.n	80047e4 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	e853 3f00 	ldrex	r3, [r3]
 80047be:	61fb      	str	r3, [r7, #28]
   return(result);
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	f023 0310 	bic.w	r3, r3, #16
 80047c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d8:	e841 2300 	strex	r3, r2, [r1]
 80047dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1e6      	bne.n	80047b2 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b40      	cmp	r3, #64	@ 0x40
 80047f0:	d151      	bne.n	8004896 <HAL_UART_AbortReceive_IT+0x15a>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	3308      	adds	r3, #8
 80047f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	e853 3f00 	ldrex	r3, [r3]
 8004800:	60bb      	str	r3, [r7, #8]
   return(result);
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004808:	65bb      	str	r3, [r7, #88]	@ 0x58
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3308      	adds	r3, #8
 8004810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004812:	61ba      	str	r2, [r7, #24]
 8004814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	6979      	ldr	r1, [r7, #20]
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	613b      	str	r3, [r7, #16]
   return(result);
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1e5      	bne.n	80047f2 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800482a:	2b00      	cmp	r3, #0
 800482c:	d013      	beq.n	8004856 <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004832:	4a26      	ldr	r2, [pc, #152]	@ (80048cc <HAL_UART_AbortReceive_IT+0x190>)
 8004834:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800483a:	4618      	mov	r0, r3
 800483c:	f7fd f9a1 	bl	8001b82 <HAL_DMA_Abort_IT>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d03c      	beq.n	80048c0 <HAL_UART_AbortReceive_IT+0x184>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800484a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004850:	4610      	mov	r0, r2
 8004852:	4798      	blx	r3
 8004854:	e034      	b.n	80048c0 <HAL_UART_AbortReceive_IT+0x184>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	220f      	movs	r2, #15
 800486a:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	8b1b      	ldrh	r3, [r3, #24]
 8004872:	b29a      	uxth	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0208 	orr.w	r2, r2, #8
 800487c:	b292      	uxth	r2, r2
 800487e:	831a      	strh	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fb38 	bl	8004f04 <HAL_UART_AbortReceiveCpltCallback>
 8004894:	e014      	b.n	80048c0 <HAL_UART_AbortReceive_IT+0x184>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	220f      	movs	r2, #15
 80048aa:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 fb22 	bl	8004f04 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3768      	adds	r7, #104	@ 0x68
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	08005a91 	.word	0x08005a91

080048d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b0ba      	sub	sp, #232	@ 0xe8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80048fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80048fe:	4013      	ands	r3, r2
 8004900:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004904:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d115      	bne.n	8004938 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800490c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004910:	f003 0320 	and.w	r3, r3, #32
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00f      	beq.n	8004938 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800491c:	f003 0320 	and.w	r3, r3, #32
 8004920:	2b00      	cmp	r3, #0
 8004922:	d009      	beq.n	8004938 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 82ca 	beq.w	8004ec2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	4798      	blx	r3
      }
      return;
 8004936:	e2c4      	b.n	8004ec2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004938:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 8117 	beq.w	8004b70 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d106      	bne.n	800495c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800494e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004952:	4b85      	ldr	r3, [pc, #532]	@ (8004b68 <HAL_UART_IRQHandler+0x298>)
 8004954:	4013      	ands	r3, r2
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 810a 	beq.w	8004b70 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800495c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d011      	beq.n	800498c <HAL_UART_IRQHandler+0xbc>
 8004968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800496c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00b      	beq.n	800498c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2201      	movs	r2, #1
 800497a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004982:	f043 0201 	orr.w	r2, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800498c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d011      	beq.n	80049bc <HAL_UART_IRQHandler+0xec>
 8004998:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00b      	beq.n	80049bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2202      	movs	r2, #2
 80049aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049b2:	f043 0204 	orr.w	r2, r3, #4
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d011      	beq.n	80049ec <HAL_UART_IRQHandler+0x11c>
 80049c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2204      	movs	r2, #4
 80049da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049e2:	f043 0202 	orr.w	r2, r3, #2
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d017      	beq.n	8004a28 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049fc:	f003 0320 	and.w	r3, r3, #32
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d105      	bne.n	8004a10 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a08:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00b      	beq.n	8004a28 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2208      	movs	r2, #8
 8004a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a1e:	f043 0208 	orr.w	r2, r3, #8
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d012      	beq.n	8004a5a <HAL_UART_IRQHandler+0x18a>
 8004a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00c      	beq.n	8004a5a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a50:	f043 0220 	orr.w	r2, r3, #32
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 8230 	beq.w	8004ec6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00d      	beq.n	8004a8e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a76:	f003 0320 	and.w	r3, r3, #32
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d007      	beq.n	8004a8e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a94:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa2:	2b40      	cmp	r3, #64	@ 0x40
 8004aa4:	d005      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004aa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004aaa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d04f      	beq.n	8004b52 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 ff72 	bl	800599c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac2:	2b40      	cmp	r3, #64	@ 0x40
 8004ac4:	d141      	bne.n	8004b4a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	3308      	adds	r3, #8
 8004acc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004adc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	3308      	adds	r3, #8
 8004aee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004af2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004af6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004afe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004b02:	e841 2300 	strex	r3, r2, [r1]
 8004b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004b0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1d9      	bne.n	8004ac6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d013      	beq.n	8004b42 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b1e:	4a13      	ldr	r2, [pc, #76]	@ (8004b6c <HAL_UART_IRQHandler+0x29c>)
 8004b20:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fd f82b 	bl	8001b82 <HAL_DMA_Abort_IT>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d017      	beq.n	8004b62 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b40:	e00f      	b.n	8004b62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f9d4 	bl	8004ef0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b48:	e00b      	b.n	8004b62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f9d0 	bl	8004ef0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b50:	e007      	b.n	8004b62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f9cc 	bl	8004ef0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004b60:	e1b1      	b.n	8004ec6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b62:	bf00      	nop
    return;
 8004b64:	e1af      	b.n	8004ec6 <HAL_UART_IRQHandler+0x5f6>
 8004b66:	bf00      	nop
 8004b68:	04000120 	.word	0x04000120
 8004b6c:	08005a65 	.word	0x08005a65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	f040 816a 	bne.w	8004e4e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b7e:	f003 0310 	and.w	r3, r3, #16
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 8163 	beq.w	8004e4e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b8c:	f003 0310 	and.w	r3, r3, #16
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 815c 	beq.w	8004e4e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2210      	movs	r2, #16
 8004b9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba8:	2b40      	cmp	r3, #64	@ 0x40
 8004baa:	f040 80d4 	bne.w	8004d56 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004bba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 80ad 	beq.w	8004d1e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004bca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	f080 80a5 	bcs.w	8004d1e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bda:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f040 8086 	bne.w	8004cfc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004c04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	461a      	mov	r2, r3
 8004c16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004c26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c2a:	e841 2300 	strex	r3, r2, [r1]
 8004c2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1da      	bne.n	8004bf0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3308      	adds	r3, #8
 8004c40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3308      	adds	r3, #8
 8004c5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c6a:	e841 2300 	strex	r3, r2, [r1]
 8004c6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1e1      	bne.n	8004c3a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c80:	e853 3f00 	ldrex	r3, [r3]
 8004c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3308      	adds	r3, #8
 8004c96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ca0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ca2:	e841 2300 	strex	r3, r2, [r1]
 8004ca6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1e3      	bne.n	8004c76 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cc4:	e853 3f00 	ldrex	r3, [r3]
 8004cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ccc:	f023 0310 	bic.w	r3, r3, #16
 8004cd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ce0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ce4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e4      	bne.n	8004cbc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7fc ff05 	bl	8001b06 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	4619      	mov	r1, r3
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f8fe 	bl	8004f18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004d1c:	e0d5      	b.n	8004eca <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004d24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	f040 80ce 	bne.w	8004eca <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0320 	and.w	r3, r3, #32
 8004d3a:	2b20      	cmp	r3, #32
 8004d3c:	f040 80c5 	bne.w	8004eca <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f8e2 	bl	8004f18 <HAL_UARTEx_RxEventCallback>
      return;
 8004d54:	e0b9      	b.n	8004eca <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80ab 	beq.w	8004ece <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004d78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 80a6 	beq.w	8004ece <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8a:	e853 3f00 	ldrex	r3, [r3]
 8004d8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dac:	e841 2300 	strex	r3, r2, [r1]
 8004db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1e4      	bne.n	8004d82 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	3308      	adds	r3, #8
 8004dbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	e853 3f00 	ldrex	r3, [r3]
 8004dc6:	623b      	str	r3, [r7, #32]
   return(result);
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3308      	adds	r3, #8
 8004dd8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ddc:	633a      	str	r2, [r7, #48]	@ 0x30
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004de2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004de4:	e841 2300 	strex	r3, r2, [r1]
 8004de8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e3      	bne.n	8004db8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	e853 3f00 	ldrex	r3, [r3]
 8004e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f023 0310 	bic.w	r3, r3, #16
 8004e18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	461a      	mov	r2, r3
 8004e22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e26:	61fb      	str	r3, [r7, #28]
 8004e28:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2a:	69b9      	ldr	r1, [r7, #24]
 8004e2c:	69fa      	ldr	r2, [r7, #28]
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	617b      	str	r3, [r7, #20]
   return(result);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1e4      	bne.n	8004e04 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e44:	4619      	mov	r1, r3
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f866 	bl	8004f18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e4c:	e03f      	b.n	8004ece <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00e      	beq.n	8004e78 <HAL_UART_IRQHandler+0x5a8>
 8004e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d008      	beq.n	8004e78 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e6e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f001 f81b 	bl	8005eac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e76:	e02d      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00e      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d008      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d01c      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	4798      	blx	r3
    }
    return;
 8004ea0:	e017      	b.n	8004ed2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d012      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x604>
 8004eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00c      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fe0f 	bl	8005ade <UART_EndTransmit_IT>
    return;
 8004ec0:	e008      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
      return;
 8004ec2:	bf00      	nop
 8004ec4:	e006      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
    return;
 8004ec6:	bf00      	nop
 8004ec8:	e004      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
      return;
 8004eca:	bf00      	nop
 8004ecc:	e002      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
      return;
 8004ece:	bf00      	nop
 8004ed0:	e000      	b.n	8004ed4 <HAL_UART_IRQHandler+0x604>
    return;
 8004ed2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004ed4:	37e8      	adds	r7, #232	@ 0xe8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop

08004edc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f34:	b08a      	sub	sp, #40	@ 0x28
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4ba4      	ldr	r3, [pc, #656]	@ (80051f0 <UART_SetConfig+0x2c0>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	6812      	ldr	r2, [r2, #0]
 8004f66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	68da      	ldr	r2, [r3, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a99      	ldr	r2, [pc, #612]	@ (80051f4 <UART_SetConfig+0x2c4>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fac:	430a      	orrs	r2, r1
 8004fae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a90      	ldr	r2, [pc, #576]	@ (80051f8 <UART_SetConfig+0x2c8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d126      	bne.n	8005008 <UART_SetConfig+0xd8>
 8004fba:	4b90      	ldr	r3, [pc, #576]	@ (80051fc <UART_SetConfig+0x2cc>)
 8004fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc0:	f003 0303 	and.w	r3, r3, #3
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d81b      	bhi.n	8005000 <UART_SetConfig+0xd0>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <UART_SetConfig+0xa0>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	08004fe1 	.word	0x08004fe1
 8004fd4:	08004ff1 	.word	0x08004ff1
 8004fd8:	08004fe9 	.word	0x08004fe9
 8004fdc:	08004ff9 	.word	0x08004ff9
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe6:	e116      	b.n	8005216 <UART_SetConfig+0x2e6>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fee:	e112      	b.n	8005216 <UART_SetConfig+0x2e6>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff6:	e10e      	b.n	8005216 <UART_SetConfig+0x2e6>
 8004ff8:	2308      	movs	r3, #8
 8004ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffe:	e10a      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005000:	2310      	movs	r3, #16
 8005002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005006:	e106      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a7c      	ldr	r2, [pc, #496]	@ (8005200 <UART_SetConfig+0x2d0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d138      	bne.n	8005084 <UART_SetConfig+0x154>
 8005012:	4b7a      	ldr	r3, [pc, #488]	@ (80051fc <UART_SetConfig+0x2cc>)
 8005014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005018:	f003 030c 	and.w	r3, r3, #12
 800501c:	2b0c      	cmp	r3, #12
 800501e:	d82d      	bhi.n	800507c <UART_SetConfig+0x14c>
 8005020:	a201      	add	r2, pc, #4	@ (adr r2, 8005028 <UART_SetConfig+0xf8>)
 8005022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005026:	bf00      	nop
 8005028:	0800505d 	.word	0x0800505d
 800502c:	0800507d 	.word	0x0800507d
 8005030:	0800507d 	.word	0x0800507d
 8005034:	0800507d 	.word	0x0800507d
 8005038:	0800506d 	.word	0x0800506d
 800503c:	0800507d 	.word	0x0800507d
 8005040:	0800507d 	.word	0x0800507d
 8005044:	0800507d 	.word	0x0800507d
 8005048:	08005065 	.word	0x08005065
 800504c:	0800507d 	.word	0x0800507d
 8005050:	0800507d 	.word	0x0800507d
 8005054:	0800507d 	.word	0x0800507d
 8005058:	08005075 	.word	0x08005075
 800505c:	2300      	movs	r3, #0
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e0d8      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005064:	2302      	movs	r3, #2
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e0d4      	b.n	8005216 <UART_SetConfig+0x2e6>
 800506c:	2304      	movs	r3, #4
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e0d0      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005074:	2308      	movs	r3, #8
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507a:	e0cc      	b.n	8005216 <UART_SetConfig+0x2e6>
 800507c:	2310      	movs	r3, #16
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005082:	e0c8      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a5e      	ldr	r2, [pc, #376]	@ (8005204 <UART_SetConfig+0x2d4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d125      	bne.n	80050da <UART_SetConfig+0x1aa>
 800508e:	4b5b      	ldr	r3, [pc, #364]	@ (80051fc <UART_SetConfig+0x2cc>)
 8005090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005094:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005098:	2b30      	cmp	r3, #48	@ 0x30
 800509a:	d016      	beq.n	80050ca <UART_SetConfig+0x19a>
 800509c:	2b30      	cmp	r3, #48	@ 0x30
 800509e:	d818      	bhi.n	80050d2 <UART_SetConfig+0x1a2>
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d00a      	beq.n	80050ba <UART_SetConfig+0x18a>
 80050a4:	2b20      	cmp	r3, #32
 80050a6:	d814      	bhi.n	80050d2 <UART_SetConfig+0x1a2>
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <UART_SetConfig+0x182>
 80050ac:	2b10      	cmp	r3, #16
 80050ae:	d008      	beq.n	80050c2 <UART_SetConfig+0x192>
 80050b0:	e00f      	b.n	80050d2 <UART_SetConfig+0x1a2>
 80050b2:	2300      	movs	r3, #0
 80050b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b8:	e0ad      	b.n	8005216 <UART_SetConfig+0x2e6>
 80050ba:	2302      	movs	r3, #2
 80050bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c0:	e0a9      	b.n	8005216 <UART_SetConfig+0x2e6>
 80050c2:	2304      	movs	r3, #4
 80050c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c8:	e0a5      	b.n	8005216 <UART_SetConfig+0x2e6>
 80050ca:	2308      	movs	r3, #8
 80050cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d0:	e0a1      	b.n	8005216 <UART_SetConfig+0x2e6>
 80050d2:	2310      	movs	r3, #16
 80050d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d8:	e09d      	b.n	8005216 <UART_SetConfig+0x2e6>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a4a      	ldr	r2, [pc, #296]	@ (8005208 <UART_SetConfig+0x2d8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d125      	bne.n	8005130 <UART_SetConfig+0x200>
 80050e4:	4b45      	ldr	r3, [pc, #276]	@ (80051fc <UART_SetConfig+0x2cc>)
 80050e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80050ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80050f0:	d016      	beq.n	8005120 <UART_SetConfig+0x1f0>
 80050f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80050f4:	d818      	bhi.n	8005128 <UART_SetConfig+0x1f8>
 80050f6:	2b80      	cmp	r3, #128	@ 0x80
 80050f8:	d00a      	beq.n	8005110 <UART_SetConfig+0x1e0>
 80050fa:	2b80      	cmp	r3, #128	@ 0x80
 80050fc:	d814      	bhi.n	8005128 <UART_SetConfig+0x1f8>
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d002      	beq.n	8005108 <UART_SetConfig+0x1d8>
 8005102:	2b40      	cmp	r3, #64	@ 0x40
 8005104:	d008      	beq.n	8005118 <UART_SetConfig+0x1e8>
 8005106:	e00f      	b.n	8005128 <UART_SetConfig+0x1f8>
 8005108:	2300      	movs	r3, #0
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800510e:	e082      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005110:	2302      	movs	r3, #2
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005116:	e07e      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005118:	2304      	movs	r3, #4
 800511a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511e:	e07a      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005120:	2308      	movs	r3, #8
 8005122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005126:	e076      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005128:	2310      	movs	r3, #16
 800512a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512e:	e072      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a35      	ldr	r2, [pc, #212]	@ (800520c <UART_SetConfig+0x2dc>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d12a      	bne.n	8005190 <UART_SetConfig+0x260>
 800513a:	4b30      	ldr	r3, [pc, #192]	@ (80051fc <UART_SetConfig+0x2cc>)
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005140:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005144:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005148:	d01a      	beq.n	8005180 <UART_SetConfig+0x250>
 800514a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800514e:	d81b      	bhi.n	8005188 <UART_SetConfig+0x258>
 8005150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005154:	d00c      	beq.n	8005170 <UART_SetConfig+0x240>
 8005156:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800515a:	d815      	bhi.n	8005188 <UART_SetConfig+0x258>
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <UART_SetConfig+0x238>
 8005160:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005164:	d008      	beq.n	8005178 <UART_SetConfig+0x248>
 8005166:	e00f      	b.n	8005188 <UART_SetConfig+0x258>
 8005168:	2300      	movs	r3, #0
 800516a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800516e:	e052      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005170:	2302      	movs	r3, #2
 8005172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005176:	e04e      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005178:	2304      	movs	r3, #4
 800517a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517e:	e04a      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005180:	2308      	movs	r3, #8
 8005182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005186:	e046      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005188:	2310      	movs	r3, #16
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518e:	e042      	b.n	8005216 <UART_SetConfig+0x2e6>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a17      	ldr	r2, [pc, #92]	@ (80051f4 <UART_SetConfig+0x2c4>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d13a      	bne.n	8005210 <UART_SetConfig+0x2e0>
 800519a:	4b18      	ldr	r3, [pc, #96]	@ (80051fc <UART_SetConfig+0x2cc>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051a8:	d01a      	beq.n	80051e0 <UART_SetConfig+0x2b0>
 80051aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051ae:	d81b      	bhi.n	80051e8 <UART_SetConfig+0x2b8>
 80051b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051b4:	d00c      	beq.n	80051d0 <UART_SetConfig+0x2a0>
 80051b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051ba:	d815      	bhi.n	80051e8 <UART_SetConfig+0x2b8>
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <UART_SetConfig+0x298>
 80051c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051c4:	d008      	beq.n	80051d8 <UART_SetConfig+0x2a8>
 80051c6:	e00f      	b.n	80051e8 <UART_SetConfig+0x2b8>
 80051c8:	2300      	movs	r3, #0
 80051ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ce:	e022      	b.n	8005216 <UART_SetConfig+0x2e6>
 80051d0:	2302      	movs	r3, #2
 80051d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051d6:	e01e      	b.n	8005216 <UART_SetConfig+0x2e6>
 80051d8:	2304      	movs	r3, #4
 80051da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051de:	e01a      	b.n	8005216 <UART_SetConfig+0x2e6>
 80051e0:	2308      	movs	r3, #8
 80051e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e6:	e016      	b.n	8005216 <UART_SetConfig+0x2e6>
 80051e8:	2310      	movs	r3, #16
 80051ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ee:	e012      	b.n	8005216 <UART_SetConfig+0x2e6>
 80051f0:	efff69f3 	.word	0xefff69f3
 80051f4:	40008000 	.word	0x40008000
 80051f8:	40013800 	.word	0x40013800
 80051fc:	40021000 	.word	0x40021000
 8005200:	40004400 	.word	0x40004400
 8005204:	40004800 	.word	0x40004800
 8005208:	40004c00 	.word	0x40004c00
 800520c:	40005000 	.word	0x40005000
 8005210:	2310      	movs	r3, #16
 8005212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a9f      	ldr	r2, [pc, #636]	@ (8005498 <UART_SetConfig+0x568>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d17a      	bne.n	8005316 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005220:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005224:	2b08      	cmp	r3, #8
 8005226:	d824      	bhi.n	8005272 <UART_SetConfig+0x342>
 8005228:	a201      	add	r2, pc, #4	@ (adr r2, 8005230 <UART_SetConfig+0x300>)
 800522a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522e:	bf00      	nop
 8005230:	08005255 	.word	0x08005255
 8005234:	08005273 	.word	0x08005273
 8005238:	0800525d 	.word	0x0800525d
 800523c:	08005273 	.word	0x08005273
 8005240:	08005263 	.word	0x08005263
 8005244:	08005273 	.word	0x08005273
 8005248:	08005273 	.word	0x08005273
 800524c:	08005273 	.word	0x08005273
 8005250:	0800526b 	.word	0x0800526b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005254:	f7fd fca2 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 8005258:	61f8      	str	r0, [r7, #28]
        break;
 800525a:	e010      	b.n	800527e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800525c:	4b8f      	ldr	r3, [pc, #572]	@ (800549c <UART_SetConfig+0x56c>)
 800525e:	61fb      	str	r3, [r7, #28]
        break;
 8005260:	e00d      	b.n	800527e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005262:	f7fd fc03 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8005266:	61f8      	str	r0, [r7, #28]
        break;
 8005268:	e009      	b.n	800527e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800526e:	61fb      	str	r3, [r7, #28]
        break;
 8005270:	e005      	b.n	800527e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005272:	2300      	movs	r3, #0
 8005274:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800527c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80fb 	beq.w	800547c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	4413      	add	r3, r2
 8005290:	69fa      	ldr	r2, [r7, #28]
 8005292:	429a      	cmp	r2, r3
 8005294:	d305      	bcc.n	80052a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d903      	bls.n	80052aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052a8:	e0e8      	b.n	800547c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	2200      	movs	r2, #0
 80052ae:	461c      	mov	r4, r3
 80052b0:	4615      	mov	r5, r2
 80052b2:	f04f 0200 	mov.w	r2, #0
 80052b6:	f04f 0300 	mov.w	r3, #0
 80052ba:	022b      	lsls	r3, r5, #8
 80052bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80052c0:	0222      	lsls	r2, r4, #8
 80052c2:	68f9      	ldr	r1, [r7, #12]
 80052c4:	6849      	ldr	r1, [r1, #4]
 80052c6:	0849      	lsrs	r1, r1, #1
 80052c8:	2000      	movs	r0, #0
 80052ca:	4688      	mov	r8, r1
 80052cc:	4681      	mov	r9, r0
 80052ce:	eb12 0a08 	adds.w	sl, r2, r8
 80052d2:	eb43 0b09 	adc.w	fp, r3, r9
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	603b      	str	r3, [r7, #0]
 80052de:	607a      	str	r2, [r7, #4]
 80052e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e4:	4650      	mov	r0, sl
 80052e6:	4659      	mov	r1, fp
 80052e8:	f7fa ffca 	bl	8000280 <__aeabi_uldivmod>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4613      	mov	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052fa:	d308      	bcc.n	800530e <UART_SetConfig+0x3de>
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005302:	d204      	bcs.n	800530e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	60da      	str	r2, [r3, #12]
 800530c:	e0b6      	b.n	800547c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005314:	e0b2      	b.n	800547c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800531e:	d15e      	bne.n	80053de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005320:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005324:	2b08      	cmp	r3, #8
 8005326:	d828      	bhi.n	800537a <UART_SetConfig+0x44a>
 8005328:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <UART_SetConfig+0x400>)
 800532a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532e:	bf00      	nop
 8005330:	08005355 	.word	0x08005355
 8005334:	0800535d 	.word	0x0800535d
 8005338:	08005365 	.word	0x08005365
 800533c:	0800537b 	.word	0x0800537b
 8005340:	0800536b 	.word	0x0800536b
 8005344:	0800537b 	.word	0x0800537b
 8005348:	0800537b 	.word	0x0800537b
 800534c:	0800537b 	.word	0x0800537b
 8005350:	08005373 	.word	0x08005373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005354:	f7fd fc22 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 8005358:	61f8      	str	r0, [r7, #28]
        break;
 800535a:	e014      	b.n	8005386 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800535c:	f7fd fc34 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 8005360:	61f8      	str	r0, [r7, #28]
        break;
 8005362:	e010      	b.n	8005386 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005364:	4b4d      	ldr	r3, [pc, #308]	@ (800549c <UART_SetConfig+0x56c>)
 8005366:	61fb      	str	r3, [r7, #28]
        break;
 8005368:	e00d      	b.n	8005386 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800536a:	f7fd fb7f 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 800536e:	61f8      	str	r0, [r7, #28]
        break;
 8005370:	e009      	b.n	8005386 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005376:	61fb      	str	r3, [r7, #28]
        break;
 8005378:	e005      	b.n	8005386 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005384:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d077      	beq.n	800547c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	005a      	lsls	r2, r3, #1
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	085b      	lsrs	r3, r3, #1
 8005396:	441a      	add	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	2b0f      	cmp	r3, #15
 80053a6:	d916      	bls.n	80053d6 <UART_SetConfig+0x4a6>
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ae:	d212      	bcs.n	80053d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	f023 030f 	bic.w	r3, r3, #15
 80053b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	085b      	lsrs	r3, r3, #1
 80053be:	b29b      	uxth	r3, r3
 80053c0:	f003 0307 	and.w	r3, r3, #7
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	8afb      	ldrh	r3, [r7, #22]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	8afa      	ldrh	r2, [r7, #22]
 80053d2:	60da      	str	r2, [r3, #12]
 80053d4:	e052      	b.n	800547c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80053dc:	e04e      	b.n	800547c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d827      	bhi.n	8005436 <UART_SetConfig+0x506>
 80053e6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ec <UART_SetConfig+0x4bc>)
 80053e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ec:	08005411 	.word	0x08005411
 80053f0:	08005419 	.word	0x08005419
 80053f4:	08005421 	.word	0x08005421
 80053f8:	08005437 	.word	0x08005437
 80053fc:	08005427 	.word	0x08005427
 8005400:	08005437 	.word	0x08005437
 8005404:	08005437 	.word	0x08005437
 8005408:	08005437 	.word	0x08005437
 800540c:	0800542f 	.word	0x0800542f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005410:	f7fd fbc4 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 8005414:	61f8      	str	r0, [r7, #28]
        break;
 8005416:	e014      	b.n	8005442 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005418:	f7fd fbd6 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 800541c:	61f8      	str	r0, [r7, #28]
        break;
 800541e:	e010      	b.n	8005442 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005420:	4b1e      	ldr	r3, [pc, #120]	@ (800549c <UART_SetConfig+0x56c>)
 8005422:	61fb      	str	r3, [r7, #28]
        break;
 8005424:	e00d      	b.n	8005442 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005426:	f7fd fb21 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 800542a:	61f8      	str	r0, [r7, #28]
        break;
 800542c:	e009      	b.n	8005442 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800542e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005432:	61fb      	str	r3, [r7, #28]
        break;
 8005434:	e005      	b.n	8005442 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005440:	bf00      	nop
    }

    if (pclk != 0U)
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d019      	beq.n	800547c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	085a      	lsrs	r2, r3, #1
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	441a      	add	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	fbb2 f3f3 	udiv	r3, r2, r3
 800545a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	2b0f      	cmp	r3, #15
 8005460:	d909      	bls.n	8005476 <UART_SetConfig+0x546>
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005468:	d205      	bcs.n	8005476 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	60da      	str	r2, [r3, #12]
 8005474:	e002      	b.n	800547c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005488:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800548c:	4618      	mov	r0, r3
 800548e:	3728      	adds	r7, #40	@ 0x28
 8005490:	46bd      	mov	sp, r7
 8005492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005496:	bf00      	nop
 8005498:	40008000 	.word	0x40008000
 800549c:	00f42400 	.word	0x00f42400

080054a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ac:	f003 0308 	and.w	r3, r3, #8
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00a      	beq.n	80054ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00a      	beq.n	80054ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	430a      	orrs	r2, r1
 80054ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00a      	beq.n	800550e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	f003 0304 	and.w	r3, r3, #4
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00a      	beq.n	8005530 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00a      	beq.n	8005552 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00a      	beq.n	8005574 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557c:	2b00      	cmp	r3, #0
 800557e:	d01a      	beq.n	80055b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800559e:	d10a      	bne.n	80055b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	605a      	str	r2, [r3, #4]
  }
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b098      	sub	sp, #96	@ 0x60
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055f4:	f7fc f946 	bl	8001884 <HAL_GetTick>
 80055f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0308 	and.w	r3, r3, #8
 8005604:	2b08      	cmp	r3, #8
 8005606:	d12e      	bne.n	8005666 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005608:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800560c:	9300      	str	r3, [sp, #0]
 800560e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005610:	2200      	movs	r2, #0
 8005612:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f88c 	bl	8005734 <UART_WaitOnFlagUntilTimeout>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d021      	beq.n	8005666 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005636:	653b      	str	r3, [r7, #80]	@ 0x50
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	461a      	mov	r2, r3
 800563e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005640:	647b      	str	r3, [r7, #68]	@ 0x44
 8005642:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005646:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800564e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e6      	bne.n	8005622 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e062      	b.n	800572c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b04      	cmp	r3, #4
 8005672:	d149      	bne.n	8005708 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005674:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800567c:	2200      	movs	r2, #0
 800567e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f856 	bl	8005734 <UART_WaitOnFlagUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d03c      	beq.n	8005708 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	623b      	str	r3, [r7, #32]
   return(result);
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	461a      	mov	r2, r3
 80056aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80056ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e6      	bne.n	800568e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3308      	adds	r3, #8
 80056c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f023 0301 	bic.w	r3, r3, #1
 80056d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3308      	adds	r3, #8
 80056de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056e0:	61fa      	str	r2, [r7, #28]
 80056e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	69b9      	ldr	r1, [r7, #24]
 80056e6:	69fa      	ldr	r2, [r7, #28]
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	617b      	str	r3, [r7, #20]
   return(result);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e5      	bne.n	80056c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e011      	b.n	800572c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3758      	adds	r7, #88	@ 0x58
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	4613      	mov	r3, r2
 8005742:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005744:	e04f      	b.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574c:	d04b      	beq.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800574e:	f7fc f899 	bl	8001884 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	429a      	cmp	r2, r3
 800575c:	d302      	bcc.n	8005764 <UART_WaitOnFlagUntilTimeout+0x30>
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	e04e      	b.n	8005806 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b00      	cmp	r3, #0
 8005774:	d037      	beq.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	2b80      	cmp	r3, #128	@ 0x80
 800577a:	d034      	beq.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b40      	cmp	r3, #64	@ 0x40
 8005780:	d031      	beq.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	f003 0308 	and.w	r3, r3, #8
 800578c:	2b08      	cmp	r3, #8
 800578e:	d110      	bne.n	80057b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2208      	movs	r2, #8
 8005796:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f8ff 	bl	800599c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2208      	movs	r2, #8
 80057a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e029      	b.n	8005806 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057c0:	d111      	bne.n	80057e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f8e5 	bl	800599c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e00f      	b.n	8005806 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69da      	ldr	r2, [r3, #28]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4013      	ands	r3, r2
 80057f0:	68ba      	ldr	r2, [r7, #8]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	bf0c      	ite	eq
 80057f6:	2301      	moveq	r3, #1
 80057f8:	2300      	movne	r3, #0
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	461a      	mov	r2, r3
 80057fe:	79fb      	ldrb	r3, [r7, #7]
 8005800:	429a      	cmp	r2, r3
 8005802:	d0a0      	beq.n	8005746 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
	...

08005810 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005810:	b480      	push	{r7}
 8005812:	b097      	sub	sp, #92	@ 0x5c
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	4613      	mov	r3, r2
 800581c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	88fa      	ldrh	r2, [r7, #6]
 8005828:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	88fa      	ldrh	r2, [r7, #6]
 8005830:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005842:	d10e      	bne.n	8005862 <UART_Start_Receive_IT+0x52>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d105      	bne.n	8005858 <UART_Start_Receive_IT+0x48>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005852:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005856:	e02d      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	22ff      	movs	r2, #255	@ 0xff
 800585c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005860:	e028      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10d      	bne.n	8005886 <UART_Start_Receive_IT+0x76>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d104      	bne.n	800587c <UART_Start_Receive_IT+0x6c>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	22ff      	movs	r2, #255	@ 0xff
 8005876:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800587a:	e01b      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	227f      	movs	r2, #127	@ 0x7f
 8005880:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005884:	e016      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800588e:	d10d      	bne.n	80058ac <UART_Start_Receive_IT+0x9c>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d104      	bne.n	80058a2 <UART_Start_Receive_IT+0x92>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	227f      	movs	r2, #127	@ 0x7f
 800589c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80058a0:	e008      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	223f      	movs	r2, #63	@ 0x3f
 80058a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80058aa:	e003      	b.n	80058b4 <UART_Start_Receive_IT+0xa4>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2222      	movs	r2, #34	@ 0x22
 80058c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3308      	adds	r3, #8
 80058ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058ce:	e853 3f00 	ldrex	r3, [r3]
 80058d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d6:	f043 0301 	orr.w	r3, r3, #1
 80058da:	657b      	str	r3, [r7, #84]	@ 0x54
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	3308      	adds	r3, #8
 80058e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80058e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ec:	e841 2300 	strex	r3, r2, [r1]
 80058f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e5      	bne.n	80058c4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005900:	d107      	bne.n	8005912 <UART_Start_Receive_IT+0x102>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d103      	bne.n	8005912 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	4a21      	ldr	r2, [pc, #132]	@ (8005994 <UART_Start_Receive_IT+0x184>)
 800590e:	669a      	str	r2, [r3, #104]	@ 0x68
 8005910:	e002      	b.n	8005918 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	4a20      	ldr	r2, [pc, #128]	@ (8005998 <UART_Start_Receive_IT+0x188>)
 8005916:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d019      	beq.n	8005954 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005934:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800593e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005940:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005942:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005944:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005946:	e841 2300 	strex	r3, r2, [r1]
 800594a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1e6      	bne.n	8005920 <UART_Start_Receive_IT+0x110>
 8005952:	e018      	b.n	8005986 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	e853 3f00 	ldrex	r3, [r3]
 8005960:	613b      	str	r3, [r7, #16]
   return(result);
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f043 0320 	orr.w	r3, r3, #32
 8005968:	653b      	str	r3, [r7, #80]	@ 0x50
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	461a      	mov	r2, r3
 8005970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005972:	623b      	str	r3, [r7, #32]
 8005974:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	69f9      	ldr	r1, [r7, #28]
 8005978:	6a3a      	ldr	r2, [r7, #32]
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e6      	bne.n	8005954 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	375c      	adds	r7, #92	@ 0x5c
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr
 8005994:	08005cf1 	.word	0x08005cf1
 8005998:	08005b35 	.word	0x08005b35

0800599c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b095      	sub	sp, #84	@ 0x54
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80059c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e6      	bne.n	80059a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3308      	adds	r3, #8
 80059dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	f023 0301 	bic.w	r3, r3, #1
 80059ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3308      	adds	r3, #8
 80059f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059fe:	e841 2300 	strex	r3, r2, [r1]
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e5      	bne.n	80059d6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d118      	bne.n	8005a44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	e853 3f00 	ldrex	r3, [r3]
 8005a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f023 0310 	bic.w	r3, r3, #16
 8005a26:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a30:	61bb      	str	r3, [r7, #24]
 8005a32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a34:	6979      	ldr	r1, [r7, #20]
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	e841 2300 	strex	r3, r2, [r1]
 8005a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1e6      	bne.n	8005a12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a58:	bf00      	nop
 8005a5a:	3754      	adds	r7, #84	@ 0x54
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f7ff fa34 	bl	8004ef0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a88:	bf00      	nop
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	220f      	movs	r2, #15
 8005aac:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	8b1b      	ldrh	r3, [r3, #24]
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0208 	orr.w	r2, r2, #8
 8005abe:	b292      	uxth	r2, r2
 8005ac0:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f7ff fa17 	bl	8004f04 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b088      	sub	sp, #32
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005afa:	61fb      	str	r3, [r7, #28]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	461a      	mov	r2, r3
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	61bb      	str	r3, [r7, #24]
 8005b06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b08:	6979      	ldr	r1, [r7, #20]
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	e841 2300 	strex	r3, r2, [r1]
 8005b10:	613b      	str	r3, [r7, #16]
   return(result);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1e6      	bne.n	8005ae6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7ff f9d9 	bl	8004edc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b2a:	bf00      	nop
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b09c      	sub	sp, #112	@ 0x70
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b42:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4c:	2b22      	cmp	r3, #34	@ 0x22
 8005b4e:	f040 80be 	bne.w	8005cce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005b58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b5c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005b60:	b2d9      	uxtb	r1, r3
 8005b62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6c:	400a      	ands	r2, r1
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b76:	1c5a      	adds	r2, r3, #1
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f040 80a3 	bne.w	8005ce2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005bbc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bc2:	e841 2300 	strex	r3, r2, [r1]
 8005bc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1e6      	bne.n	8005b9c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	3308      	adds	r3, #8
 8005bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be0:	f023 0301 	bic.w	r3, r3, #1
 8005be4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3308      	adds	r3, #8
 8005bec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005bee:	647a      	str	r2, [r7, #68]	@ 0x44
 8005bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e5      	bne.n	8005bce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a34      	ldr	r2, [pc, #208]	@ (8005cec <UART_RxISR_8BIT+0x1b8>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d01f      	beq.n	8005c60 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d018      	beq.n	8005c60 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c36:	e853 3f00 	ldrex	r3, [r3]
 8005c3a:	623b      	str	r3, [r7, #32]
   return(result);
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c42:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	461a      	mov	r2, r3
 8005c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c54:	e841 2300 	strex	r3, r2, [r1]
 8005c58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1e6      	bne.n	8005c2e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d12e      	bne.n	8005cc6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	e853 3f00 	ldrex	r3, [r3]
 8005c7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0310 	bic.w	r3, r3, #16
 8005c82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c8c:	61fb      	str	r3, [r7, #28]
 8005c8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c90:	69b9      	ldr	r1, [r7, #24]
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	e841 2300 	strex	r3, r2, [r1]
 8005c98:	617b      	str	r3, [r7, #20]
   return(result);
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1e6      	bne.n	8005c6e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	f003 0310 	and.w	r3, r3, #16
 8005caa:	2b10      	cmp	r3, #16
 8005cac:	d103      	bne.n	8005cb6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2210      	movs	r2, #16
 8005cb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f7ff f92a 	bl	8004f18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005cc4:	e00d      	b.n	8005ce2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fa feb4 	bl	8000a34 <HAL_UART_RxCpltCallback>
}
 8005ccc:	e009      	b.n	8005ce2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	8b1b      	ldrh	r3, [r3, #24]
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0208 	orr.w	r2, r2, #8
 8005cde:	b292      	uxth	r2, r2
 8005ce0:	831a      	strh	r2, [r3, #24]
}
 8005ce2:	bf00      	nop
 8005ce4:	3770      	adds	r7, #112	@ 0x70
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	40008000 	.word	0x40008000

08005cf0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b09c      	sub	sp, #112	@ 0x70
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cfe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d08:	2b22      	cmp	r3, #34	@ 0x22
 8005d0a:	f040 80be 	bne.w	8005e8a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005d14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005d1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005d22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005d26:	4013      	ands	r3, r2
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d32:	1c9a      	adds	r2, r3, #2
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	3b01      	subs	r3, #1
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f040 80a3 	bne.w	8005e9e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d60:	e853 3f00 	ldrex	r3, [r3]
 8005d64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005d66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d76:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e6      	bne.n	8005d58 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3308      	adds	r3, #8
 8005d90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9c:	f023 0301 	bic.w	r3, r3, #1
 8005da0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3308      	adds	r3, #8
 8005da8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005daa:	643a      	str	r2, [r7, #64]	@ 0x40
 8005dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005db0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e5      	bne.n	8005d8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a34      	ldr	r2, [pc, #208]	@ (8005ea8 <UART_RxISR_16BIT+0x1b8>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d01f      	beq.n	8005e1c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d018      	beq.n	8005e1c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df0:	6a3b      	ldr	r3, [r7, #32]
 8005df2:	e853 3f00 	ldrex	r3, [r3]
 8005df6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005dfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	461a      	mov	r2, r3
 8005e06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e0a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e10:	e841 2300 	strex	r3, r2, [r1]
 8005e14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1e6      	bne.n	8005dea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d12e      	bne.n	8005e82 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	e853 3f00 	ldrex	r3, [r3]
 8005e36:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f023 0310 	bic.w	r3, r3, #16
 8005e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	461a      	mov	r2, r3
 8005e46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e48:	61bb      	str	r3, [r7, #24]
 8005e4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4c:	6979      	ldr	r1, [r7, #20]
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	e841 2300 	strex	r3, r2, [r1]
 8005e54:	613b      	str	r3, [r7, #16]
   return(result);
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e6      	bne.n	8005e2a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	f003 0310 	and.w	r3, r3, #16
 8005e66:	2b10      	cmp	r3, #16
 8005e68:	d103      	bne.n	8005e72 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2210      	movs	r2, #16
 8005e70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7ff f84c 	bl	8004f18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e80:	e00d      	b.n	8005e9e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7fa fdd6 	bl	8000a34 <HAL_UART_RxCpltCallback>
}
 8005e88:	e009      	b.n	8005e9e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	8b1b      	ldrh	r3, [r3, #24]
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0208 	orr.w	r2, r2, #8
 8005e9a:	b292      	uxth	r2, r2
 8005e9c:	831a      	strh	r2, [r3, #24]
}
 8005e9e:	bf00      	nop
 8005ea0:	3770      	adds	r7, #112	@ 0x70
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	40008000 	.word	0x40008000

08005eac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <std>:
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	b510      	push	{r4, lr}
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	e9c0 3300 	strd	r3, r3, [r0]
 8005eca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ece:	6083      	str	r3, [r0, #8]
 8005ed0:	8181      	strh	r1, [r0, #12]
 8005ed2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ed4:	81c2      	strh	r2, [r0, #14]
 8005ed6:	6183      	str	r3, [r0, #24]
 8005ed8:	4619      	mov	r1, r3
 8005eda:	2208      	movs	r2, #8
 8005edc:	305c      	adds	r0, #92	@ 0x5c
 8005ede:	f000 fa5d 	bl	800639c <memset>
 8005ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8005f18 <std+0x58>)
 8005ee4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <std+0x5c>)
 8005ee8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005eea:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <std+0x60>)
 8005eec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eee:	4b0d      	ldr	r3, [pc, #52]	@ (8005f24 <std+0x64>)
 8005ef0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8005f28 <std+0x68>)
 8005ef4:	6224      	str	r4, [r4, #32]
 8005ef6:	429c      	cmp	r4, r3
 8005ef8:	d006      	beq.n	8005f08 <std+0x48>
 8005efa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005efe:	4294      	cmp	r4, r2
 8005f00:	d002      	beq.n	8005f08 <std+0x48>
 8005f02:	33d0      	adds	r3, #208	@ 0xd0
 8005f04:	429c      	cmp	r4, r3
 8005f06:	d105      	bne.n	8005f14 <std+0x54>
 8005f08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f10:	f000 bb02 	b.w	8006518 <__retarget_lock_init_recursive>
 8005f14:	bd10      	pop	{r4, pc}
 8005f16:	bf00      	nop
 8005f18:	080061e9 	.word	0x080061e9
 8005f1c:	0800620f 	.word	0x0800620f
 8005f20:	08006247 	.word	0x08006247
 8005f24:	0800626b 	.word	0x0800626b
 8005f28:	200002f8 	.word	0x200002f8

08005f2c <stdio_exit_handler>:
 8005f2c:	4a02      	ldr	r2, [pc, #8]	@ (8005f38 <stdio_exit_handler+0xc>)
 8005f2e:	4903      	ldr	r1, [pc, #12]	@ (8005f3c <stdio_exit_handler+0x10>)
 8005f30:	4803      	ldr	r0, [pc, #12]	@ (8005f40 <stdio_exit_handler+0x14>)
 8005f32:	f000 b869 	b.w	8006008 <_fwalk_sglue>
 8005f36:	bf00      	nop
 8005f38:	2000000c 	.word	0x2000000c
 8005f3c:	080076a1 	.word	0x080076a1
 8005f40:	2000001c 	.word	0x2000001c

08005f44 <cleanup_stdio>:
 8005f44:	6841      	ldr	r1, [r0, #4]
 8005f46:	4b0c      	ldr	r3, [pc, #48]	@ (8005f78 <cleanup_stdio+0x34>)
 8005f48:	4299      	cmp	r1, r3
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	4604      	mov	r4, r0
 8005f4e:	d001      	beq.n	8005f54 <cleanup_stdio+0x10>
 8005f50:	f001 fba6 	bl	80076a0 <_fflush_r>
 8005f54:	68a1      	ldr	r1, [r4, #8]
 8005f56:	4b09      	ldr	r3, [pc, #36]	@ (8005f7c <cleanup_stdio+0x38>)
 8005f58:	4299      	cmp	r1, r3
 8005f5a:	d002      	beq.n	8005f62 <cleanup_stdio+0x1e>
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f001 fb9f 	bl	80076a0 <_fflush_r>
 8005f62:	68e1      	ldr	r1, [r4, #12]
 8005f64:	4b06      	ldr	r3, [pc, #24]	@ (8005f80 <cleanup_stdio+0x3c>)
 8005f66:	4299      	cmp	r1, r3
 8005f68:	d004      	beq.n	8005f74 <cleanup_stdio+0x30>
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f70:	f001 bb96 	b.w	80076a0 <_fflush_r>
 8005f74:	bd10      	pop	{r4, pc}
 8005f76:	bf00      	nop
 8005f78:	200002f8 	.word	0x200002f8
 8005f7c:	20000360 	.word	0x20000360
 8005f80:	200003c8 	.word	0x200003c8

08005f84 <global_stdio_init.part.0>:
 8005f84:	b510      	push	{r4, lr}
 8005f86:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb4 <global_stdio_init.part.0+0x30>)
 8005f88:	4c0b      	ldr	r4, [pc, #44]	@ (8005fb8 <global_stdio_init.part.0+0x34>)
 8005f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8005fbc <global_stdio_init.part.0+0x38>)
 8005f8c:	601a      	str	r2, [r3, #0]
 8005f8e:	4620      	mov	r0, r4
 8005f90:	2200      	movs	r2, #0
 8005f92:	2104      	movs	r1, #4
 8005f94:	f7ff ff94 	bl	8005ec0 <std>
 8005f98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	2109      	movs	r1, #9
 8005fa0:	f7ff ff8e 	bl	8005ec0 <std>
 8005fa4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fa8:	2202      	movs	r2, #2
 8005faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fae:	2112      	movs	r1, #18
 8005fb0:	f7ff bf86 	b.w	8005ec0 <std>
 8005fb4:	20000430 	.word	0x20000430
 8005fb8:	200002f8 	.word	0x200002f8
 8005fbc:	08005f2d 	.word	0x08005f2d

08005fc0 <__sfp_lock_acquire>:
 8005fc0:	4801      	ldr	r0, [pc, #4]	@ (8005fc8 <__sfp_lock_acquire+0x8>)
 8005fc2:	f000 baaa 	b.w	800651a <__retarget_lock_acquire_recursive>
 8005fc6:	bf00      	nop
 8005fc8:	20000439 	.word	0x20000439

08005fcc <__sfp_lock_release>:
 8005fcc:	4801      	ldr	r0, [pc, #4]	@ (8005fd4 <__sfp_lock_release+0x8>)
 8005fce:	f000 baa5 	b.w	800651c <__retarget_lock_release_recursive>
 8005fd2:	bf00      	nop
 8005fd4:	20000439 	.word	0x20000439

08005fd8 <__sinit>:
 8005fd8:	b510      	push	{r4, lr}
 8005fda:	4604      	mov	r4, r0
 8005fdc:	f7ff fff0 	bl	8005fc0 <__sfp_lock_acquire>
 8005fe0:	6a23      	ldr	r3, [r4, #32]
 8005fe2:	b11b      	cbz	r3, 8005fec <__sinit+0x14>
 8005fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fe8:	f7ff bff0 	b.w	8005fcc <__sfp_lock_release>
 8005fec:	4b04      	ldr	r3, [pc, #16]	@ (8006000 <__sinit+0x28>)
 8005fee:	6223      	str	r3, [r4, #32]
 8005ff0:	4b04      	ldr	r3, [pc, #16]	@ (8006004 <__sinit+0x2c>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1f5      	bne.n	8005fe4 <__sinit+0xc>
 8005ff8:	f7ff ffc4 	bl	8005f84 <global_stdio_init.part.0>
 8005ffc:	e7f2      	b.n	8005fe4 <__sinit+0xc>
 8005ffe:	bf00      	nop
 8006000:	08005f45 	.word	0x08005f45
 8006004:	20000430 	.word	0x20000430

08006008 <_fwalk_sglue>:
 8006008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800600c:	4607      	mov	r7, r0
 800600e:	4688      	mov	r8, r1
 8006010:	4614      	mov	r4, r2
 8006012:	2600      	movs	r6, #0
 8006014:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006018:	f1b9 0901 	subs.w	r9, r9, #1
 800601c:	d505      	bpl.n	800602a <_fwalk_sglue+0x22>
 800601e:	6824      	ldr	r4, [r4, #0]
 8006020:	2c00      	cmp	r4, #0
 8006022:	d1f7      	bne.n	8006014 <_fwalk_sglue+0xc>
 8006024:	4630      	mov	r0, r6
 8006026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602a:	89ab      	ldrh	r3, [r5, #12]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d907      	bls.n	8006040 <_fwalk_sglue+0x38>
 8006030:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006034:	3301      	adds	r3, #1
 8006036:	d003      	beq.n	8006040 <_fwalk_sglue+0x38>
 8006038:	4629      	mov	r1, r5
 800603a:	4638      	mov	r0, r7
 800603c:	47c0      	blx	r8
 800603e:	4306      	orrs	r6, r0
 8006040:	3568      	adds	r5, #104	@ 0x68
 8006042:	e7e9      	b.n	8006018 <_fwalk_sglue+0x10>

08006044 <iprintf>:
 8006044:	b40f      	push	{r0, r1, r2, r3}
 8006046:	b507      	push	{r0, r1, r2, lr}
 8006048:	4906      	ldr	r1, [pc, #24]	@ (8006064 <iprintf+0x20>)
 800604a:	ab04      	add	r3, sp, #16
 800604c:	6808      	ldr	r0, [r1, #0]
 800604e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006052:	6881      	ldr	r1, [r0, #8]
 8006054:	9301      	str	r3, [sp, #4]
 8006056:	f000 fead 	bl	8006db4 <_vfiprintf_r>
 800605a:	b003      	add	sp, #12
 800605c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006060:	b004      	add	sp, #16
 8006062:	4770      	bx	lr
 8006064:	20000018 	.word	0x20000018

08006068 <_puts_r>:
 8006068:	6a03      	ldr	r3, [r0, #32]
 800606a:	b570      	push	{r4, r5, r6, lr}
 800606c:	6884      	ldr	r4, [r0, #8]
 800606e:	4605      	mov	r5, r0
 8006070:	460e      	mov	r6, r1
 8006072:	b90b      	cbnz	r3, 8006078 <_puts_r+0x10>
 8006074:	f7ff ffb0 	bl	8005fd8 <__sinit>
 8006078:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800607a:	07db      	lsls	r3, r3, #31
 800607c:	d405      	bmi.n	800608a <_puts_r+0x22>
 800607e:	89a3      	ldrh	r3, [r4, #12]
 8006080:	0598      	lsls	r0, r3, #22
 8006082:	d402      	bmi.n	800608a <_puts_r+0x22>
 8006084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006086:	f000 fa48 	bl	800651a <__retarget_lock_acquire_recursive>
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	0719      	lsls	r1, r3, #28
 800608e:	d502      	bpl.n	8006096 <_puts_r+0x2e>
 8006090:	6923      	ldr	r3, [r4, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d135      	bne.n	8006102 <_puts_r+0x9a>
 8006096:	4621      	mov	r1, r4
 8006098:	4628      	mov	r0, r5
 800609a:	f000 f929 	bl	80062f0 <__swsetup_r>
 800609e:	b380      	cbz	r0, 8006102 <_puts_r+0x9a>
 80060a0:	f04f 35ff 	mov.w	r5, #4294967295
 80060a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060a6:	07da      	lsls	r2, r3, #31
 80060a8:	d405      	bmi.n	80060b6 <_puts_r+0x4e>
 80060aa:	89a3      	ldrh	r3, [r4, #12]
 80060ac:	059b      	lsls	r3, r3, #22
 80060ae:	d402      	bmi.n	80060b6 <_puts_r+0x4e>
 80060b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060b2:	f000 fa33 	bl	800651c <__retarget_lock_release_recursive>
 80060b6:	4628      	mov	r0, r5
 80060b8:	bd70      	pop	{r4, r5, r6, pc}
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	da04      	bge.n	80060c8 <_puts_r+0x60>
 80060be:	69a2      	ldr	r2, [r4, #24]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	dc17      	bgt.n	80060f4 <_puts_r+0x8c>
 80060c4:	290a      	cmp	r1, #10
 80060c6:	d015      	beq.n	80060f4 <_puts_r+0x8c>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	6022      	str	r2, [r4, #0]
 80060ce:	7019      	strb	r1, [r3, #0]
 80060d0:	68a3      	ldr	r3, [r4, #8]
 80060d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80060d6:	3b01      	subs	r3, #1
 80060d8:	60a3      	str	r3, [r4, #8]
 80060da:	2900      	cmp	r1, #0
 80060dc:	d1ed      	bne.n	80060ba <_puts_r+0x52>
 80060de:	2b00      	cmp	r3, #0
 80060e0:	da11      	bge.n	8006106 <_puts_r+0x9e>
 80060e2:	4622      	mov	r2, r4
 80060e4:	210a      	movs	r1, #10
 80060e6:	4628      	mov	r0, r5
 80060e8:	f000 f8c3 	bl	8006272 <__swbuf_r>
 80060ec:	3001      	adds	r0, #1
 80060ee:	d0d7      	beq.n	80060a0 <_puts_r+0x38>
 80060f0:	250a      	movs	r5, #10
 80060f2:	e7d7      	b.n	80060a4 <_puts_r+0x3c>
 80060f4:	4622      	mov	r2, r4
 80060f6:	4628      	mov	r0, r5
 80060f8:	f000 f8bb 	bl	8006272 <__swbuf_r>
 80060fc:	3001      	adds	r0, #1
 80060fe:	d1e7      	bne.n	80060d0 <_puts_r+0x68>
 8006100:	e7ce      	b.n	80060a0 <_puts_r+0x38>
 8006102:	3e01      	subs	r6, #1
 8006104:	e7e4      	b.n	80060d0 <_puts_r+0x68>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	1c5a      	adds	r2, r3, #1
 800610a:	6022      	str	r2, [r4, #0]
 800610c:	220a      	movs	r2, #10
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e7ee      	b.n	80060f0 <_puts_r+0x88>
	...

08006114 <puts>:
 8006114:	4b02      	ldr	r3, [pc, #8]	@ (8006120 <puts+0xc>)
 8006116:	4601      	mov	r1, r0
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	f7ff bfa5 	b.w	8006068 <_puts_r>
 800611e:	bf00      	nop
 8006120:	20000018 	.word	0x20000018

08006124 <sniprintf>:
 8006124:	b40c      	push	{r2, r3}
 8006126:	b530      	push	{r4, r5, lr}
 8006128:	4b18      	ldr	r3, [pc, #96]	@ (800618c <sniprintf+0x68>)
 800612a:	1e0c      	subs	r4, r1, #0
 800612c:	681d      	ldr	r5, [r3, #0]
 800612e:	b09d      	sub	sp, #116	@ 0x74
 8006130:	da08      	bge.n	8006144 <sniprintf+0x20>
 8006132:	238b      	movs	r3, #139	@ 0x8b
 8006134:	602b      	str	r3, [r5, #0]
 8006136:	f04f 30ff 	mov.w	r0, #4294967295
 800613a:	b01d      	add	sp, #116	@ 0x74
 800613c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006140:	b002      	add	sp, #8
 8006142:	4770      	bx	lr
 8006144:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006148:	f8ad 3014 	strh.w	r3, [sp, #20]
 800614c:	f04f 0300 	mov.w	r3, #0
 8006150:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006152:	bf14      	ite	ne
 8006154:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006158:	4623      	moveq	r3, r4
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	9307      	str	r3, [sp, #28]
 800615e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006162:	9002      	str	r0, [sp, #8]
 8006164:	9006      	str	r0, [sp, #24]
 8006166:	f8ad 3016 	strh.w	r3, [sp, #22]
 800616a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800616c:	ab21      	add	r3, sp, #132	@ 0x84
 800616e:	a902      	add	r1, sp, #8
 8006170:	4628      	mov	r0, r5
 8006172:	9301      	str	r3, [sp, #4]
 8006174:	f000 fb28 	bl	80067c8 <_svfiprintf_r>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	bfbc      	itt	lt
 800617c:	238b      	movlt	r3, #139	@ 0x8b
 800617e:	602b      	strlt	r3, [r5, #0]
 8006180:	2c00      	cmp	r4, #0
 8006182:	d0da      	beq.n	800613a <sniprintf+0x16>
 8006184:	9b02      	ldr	r3, [sp, #8]
 8006186:	2200      	movs	r2, #0
 8006188:	701a      	strb	r2, [r3, #0]
 800618a:	e7d6      	b.n	800613a <sniprintf+0x16>
 800618c:	20000018 	.word	0x20000018

08006190 <siscanf>:
 8006190:	b40e      	push	{r1, r2, r3}
 8006192:	b570      	push	{r4, r5, r6, lr}
 8006194:	b09d      	sub	sp, #116	@ 0x74
 8006196:	ac21      	add	r4, sp, #132	@ 0x84
 8006198:	2500      	movs	r5, #0
 800619a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800619e:	f854 6b04 	ldr.w	r6, [r4], #4
 80061a2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80061a6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80061a8:	9002      	str	r0, [sp, #8]
 80061aa:	9006      	str	r0, [sp, #24]
 80061ac:	f7fa f810 	bl	80001d0 <strlen>
 80061b0:	4b0b      	ldr	r3, [pc, #44]	@ (80061e0 <siscanf+0x50>)
 80061b2:	9003      	str	r0, [sp, #12]
 80061b4:	9007      	str	r0, [sp, #28]
 80061b6:	480b      	ldr	r0, [pc, #44]	@ (80061e4 <siscanf+0x54>)
 80061b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80061c2:	4632      	mov	r2, r6
 80061c4:	4623      	mov	r3, r4
 80061c6:	a902      	add	r1, sp, #8
 80061c8:	6800      	ldr	r0, [r0, #0]
 80061ca:	950f      	str	r5, [sp, #60]	@ 0x3c
 80061cc:	9514      	str	r5, [sp, #80]	@ 0x50
 80061ce:	9401      	str	r4, [sp, #4]
 80061d0:	f000 fc50 	bl	8006a74 <__ssvfiscanf_r>
 80061d4:	b01d      	add	sp, #116	@ 0x74
 80061d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80061da:	b003      	add	sp, #12
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	0800620b 	.word	0x0800620b
 80061e4:	20000018 	.word	0x20000018

080061e8 <__sread>:
 80061e8:	b510      	push	{r4, lr}
 80061ea:	460c      	mov	r4, r1
 80061ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061f0:	f000 f944 	bl	800647c <_read_r>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	bfab      	itete	ge
 80061f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061fa:	89a3      	ldrhlt	r3, [r4, #12]
 80061fc:	181b      	addge	r3, r3, r0
 80061fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006202:	bfac      	ite	ge
 8006204:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006206:	81a3      	strhlt	r3, [r4, #12]
 8006208:	bd10      	pop	{r4, pc}

0800620a <__seofread>:
 800620a:	2000      	movs	r0, #0
 800620c:	4770      	bx	lr

0800620e <__swrite>:
 800620e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006212:	461f      	mov	r7, r3
 8006214:	898b      	ldrh	r3, [r1, #12]
 8006216:	05db      	lsls	r3, r3, #23
 8006218:	4605      	mov	r5, r0
 800621a:	460c      	mov	r4, r1
 800621c:	4616      	mov	r6, r2
 800621e:	d505      	bpl.n	800622c <__swrite+0x1e>
 8006220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006224:	2302      	movs	r3, #2
 8006226:	2200      	movs	r2, #0
 8006228:	f000 f916 	bl	8006458 <_lseek_r>
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006232:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006236:	81a3      	strh	r3, [r4, #12]
 8006238:	4632      	mov	r2, r6
 800623a:	463b      	mov	r3, r7
 800623c:	4628      	mov	r0, r5
 800623e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006242:	f000 b92d 	b.w	80064a0 <_write_r>

08006246 <__sseek>:
 8006246:	b510      	push	{r4, lr}
 8006248:	460c      	mov	r4, r1
 800624a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800624e:	f000 f903 	bl	8006458 <_lseek_r>
 8006252:	1c43      	adds	r3, r0, #1
 8006254:	89a3      	ldrh	r3, [r4, #12]
 8006256:	bf15      	itete	ne
 8006258:	6560      	strne	r0, [r4, #84]	@ 0x54
 800625a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800625e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006262:	81a3      	strheq	r3, [r4, #12]
 8006264:	bf18      	it	ne
 8006266:	81a3      	strhne	r3, [r4, #12]
 8006268:	bd10      	pop	{r4, pc}

0800626a <__sclose>:
 800626a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800626e:	f000 b8e3 	b.w	8006438 <_close_r>

08006272 <__swbuf_r>:
 8006272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006274:	460e      	mov	r6, r1
 8006276:	4614      	mov	r4, r2
 8006278:	4605      	mov	r5, r0
 800627a:	b118      	cbz	r0, 8006284 <__swbuf_r+0x12>
 800627c:	6a03      	ldr	r3, [r0, #32]
 800627e:	b90b      	cbnz	r3, 8006284 <__swbuf_r+0x12>
 8006280:	f7ff feaa 	bl	8005fd8 <__sinit>
 8006284:	69a3      	ldr	r3, [r4, #24]
 8006286:	60a3      	str	r3, [r4, #8]
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	071a      	lsls	r2, r3, #28
 800628c:	d501      	bpl.n	8006292 <__swbuf_r+0x20>
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	b943      	cbnz	r3, 80062a4 <__swbuf_r+0x32>
 8006292:	4621      	mov	r1, r4
 8006294:	4628      	mov	r0, r5
 8006296:	f000 f82b 	bl	80062f0 <__swsetup_r>
 800629a:	b118      	cbz	r0, 80062a4 <__swbuf_r+0x32>
 800629c:	f04f 37ff 	mov.w	r7, #4294967295
 80062a0:	4638      	mov	r0, r7
 80062a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	6922      	ldr	r2, [r4, #16]
 80062a8:	1a98      	subs	r0, r3, r2
 80062aa:	6963      	ldr	r3, [r4, #20]
 80062ac:	b2f6      	uxtb	r6, r6
 80062ae:	4283      	cmp	r3, r0
 80062b0:	4637      	mov	r7, r6
 80062b2:	dc05      	bgt.n	80062c0 <__swbuf_r+0x4e>
 80062b4:	4621      	mov	r1, r4
 80062b6:	4628      	mov	r0, r5
 80062b8:	f001 f9f2 	bl	80076a0 <_fflush_r>
 80062bc:	2800      	cmp	r0, #0
 80062be:	d1ed      	bne.n	800629c <__swbuf_r+0x2a>
 80062c0:	68a3      	ldr	r3, [r4, #8]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	60a3      	str	r3, [r4, #8]
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	6022      	str	r2, [r4, #0]
 80062cc:	701e      	strb	r6, [r3, #0]
 80062ce:	6962      	ldr	r2, [r4, #20]
 80062d0:	1c43      	adds	r3, r0, #1
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d004      	beq.n	80062e0 <__swbuf_r+0x6e>
 80062d6:	89a3      	ldrh	r3, [r4, #12]
 80062d8:	07db      	lsls	r3, r3, #31
 80062da:	d5e1      	bpl.n	80062a0 <__swbuf_r+0x2e>
 80062dc:	2e0a      	cmp	r6, #10
 80062de:	d1df      	bne.n	80062a0 <__swbuf_r+0x2e>
 80062e0:	4621      	mov	r1, r4
 80062e2:	4628      	mov	r0, r5
 80062e4:	f001 f9dc 	bl	80076a0 <_fflush_r>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	d0d9      	beq.n	80062a0 <__swbuf_r+0x2e>
 80062ec:	e7d6      	b.n	800629c <__swbuf_r+0x2a>
	...

080062f0 <__swsetup_r>:
 80062f0:	b538      	push	{r3, r4, r5, lr}
 80062f2:	4b29      	ldr	r3, [pc, #164]	@ (8006398 <__swsetup_r+0xa8>)
 80062f4:	4605      	mov	r5, r0
 80062f6:	6818      	ldr	r0, [r3, #0]
 80062f8:	460c      	mov	r4, r1
 80062fa:	b118      	cbz	r0, 8006304 <__swsetup_r+0x14>
 80062fc:	6a03      	ldr	r3, [r0, #32]
 80062fe:	b90b      	cbnz	r3, 8006304 <__swsetup_r+0x14>
 8006300:	f7ff fe6a 	bl	8005fd8 <__sinit>
 8006304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006308:	0719      	lsls	r1, r3, #28
 800630a:	d422      	bmi.n	8006352 <__swsetup_r+0x62>
 800630c:	06da      	lsls	r2, r3, #27
 800630e:	d407      	bmi.n	8006320 <__swsetup_r+0x30>
 8006310:	2209      	movs	r2, #9
 8006312:	602a      	str	r2, [r5, #0]
 8006314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	f04f 30ff 	mov.w	r0, #4294967295
 800631e:	e033      	b.n	8006388 <__swsetup_r+0x98>
 8006320:	0758      	lsls	r0, r3, #29
 8006322:	d512      	bpl.n	800634a <__swsetup_r+0x5a>
 8006324:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006326:	b141      	cbz	r1, 800633a <__swsetup_r+0x4a>
 8006328:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800632c:	4299      	cmp	r1, r3
 800632e:	d002      	beq.n	8006336 <__swsetup_r+0x46>
 8006330:	4628      	mov	r0, r5
 8006332:	f000 f8f5 	bl	8006520 <_free_r>
 8006336:	2300      	movs	r3, #0
 8006338:	6363      	str	r3, [r4, #52]	@ 0x34
 800633a:	89a3      	ldrh	r3, [r4, #12]
 800633c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006340:	81a3      	strh	r3, [r4, #12]
 8006342:	2300      	movs	r3, #0
 8006344:	6063      	str	r3, [r4, #4]
 8006346:	6923      	ldr	r3, [r4, #16]
 8006348:	6023      	str	r3, [r4, #0]
 800634a:	89a3      	ldrh	r3, [r4, #12]
 800634c:	f043 0308 	orr.w	r3, r3, #8
 8006350:	81a3      	strh	r3, [r4, #12]
 8006352:	6923      	ldr	r3, [r4, #16]
 8006354:	b94b      	cbnz	r3, 800636a <__swsetup_r+0x7a>
 8006356:	89a3      	ldrh	r3, [r4, #12]
 8006358:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800635c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006360:	d003      	beq.n	800636a <__swsetup_r+0x7a>
 8006362:	4621      	mov	r1, r4
 8006364:	4628      	mov	r0, r5
 8006366:	f001 f9e9 	bl	800773c <__smakebuf_r>
 800636a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800636e:	f013 0201 	ands.w	r2, r3, #1
 8006372:	d00a      	beq.n	800638a <__swsetup_r+0x9a>
 8006374:	2200      	movs	r2, #0
 8006376:	60a2      	str	r2, [r4, #8]
 8006378:	6962      	ldr	r2, [r4, #20]
 800637a:	4252      	negs	r2, r2
 800637c:	61a2      	str	r2, [r4, #24]
 800637e:	6922      	ldr	r2, [r4, #16]
 8006380:	b942      	cbnz	r2, 8006394 <__swsetup_r+0xa4>
 8006382:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006386:	d1c5      	bne.n	8006314 <__swsetup_r+0x24>
 8006388:	bd38      	pop	{r3, r4, r5, pc}
 800638a:	0799      	lsls	r1, r3, #30
 800638c:	bf58      	it	pl
 800638e:	6962      	ldrpl	r2, [r4, #20]
 8006390:	60a2      	str	r2, [r4, #8]
 8006392:	e7f4      	b.n	800637e <__swsetup_r+0x8e>
 8006394:	2000      	movs	r0, #0
 8006396:	e7f7      	b.n	8006388 <__swsetup_r+0x98>
 8006398:	20000018 	.word	0x20000018

0800639c <memset>:
 800639c:	4402      	add	r2, r0
 800639e:	4603      	mov	r3, r0
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d100      	bne.n	80063a6 <memset+0xa>
 80063a4:	4770      	bx	lr
 80063a6:	f803 1b01 	strb.w	r1, [r3], #1
 80063aa:	e7f9      	b.n	80063a0 <memset+0x4>

080063ac <strcasecmp>:
 80063ac:	b530      	push	{r4, r5, lr}
 80063ae:	4d0c      	ldr	r5, [pc, #48]	@ (80063e0 <strcasecmp+0x34>)
 80063b0:	4602      	mov	r2, r0
 80063b2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80063b6:	5ce8      	ldrb	r0, [r5, r3]
 80063b8:	f000 0003 	and.w	r0, r0, #3
 80063bc:	2801      	cmp	r0, #1
 80063be:	f811 0b01 	ldrb.w	r0, [r1], #1
 80063c2:	5c2c      	ldrb	r4, [r5, r0]
 80063c4:	f004 0403 	and.w	r4, r4, #3
 80063c8:	bf08      	it	eq
 80063ca:	3320      	addeq	r3, #32
 80063cc:	2c01      	cmp	r4, #1
 80063ce:	bf08      	it	eq
 80063d0:	3020      	addeq	r0, #32
 80063d2:	1a1b      	subs	r3, r3, r0
 80063d4:	d102      	bne.n	80063dc <strcasecmp+0x30>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	d1eb      	bne.n	80063b2 <strcasecmp+0x6>
 80063da:	bd30      	pop	{r4, r5, pc}
 80063dc:	4618      	mov	r0, r3
 80063de:	e7fc      	b.n	80063da <strcasecmp+0x2e>
 80063e0:	08007e89 	.word	0x08007e89

080063e4 <strncpy>:
 80063e4:	b510      	push	{r4, lr}
 80063e6:	3901      	subs	r1, #1
 80063e8:	4603      	mov	r3, r0
 80063ea:	b132      	cbz	r2, 80063fa <strncpy+0x16>
 80063ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80063f0:	f803 4b01 	strb.w	r4, [r3], #1
 80063f4:	3a01      	subs	r2, #1
 80063f6:	2c00      	cmp	r4, #0
 80063f8:	d1f7      	bne.n	80063ea <strncpy+0x6>
 80063fa:	441a      	add	r2, r3
 80063fc:	2100      	movs	r1, #0
 80063fe:	4293      	cmp	r3, r2
 8006400:	d100      	bne.n	8006404 <strncpy+0x20>
 8006402:	bd10      	pop	{r4, pc}
 8006404:	f803 1b01 	strb.w	r1, [r3], #1
 8006408:	e7f9      	b.n	80063fe <strncpy+0x1a>

0800640a <strstr>:
 800640a:	780a      	ldrb	r2, [r1, #0]
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	b96a      	cbnz	r2, 800642c <strstr+0x22>
 8006410:	bd70      	pop	{r4, r5, r6, pc}
 8006412:	429a      	cmp	r2, r3
 8006414:	d109      	bne.n	800642a <strstr+0x20>
 8006416:	460c      	mov	r4, r1
 8006418:	4605      	mov	r5, r0
 800641a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0f6      	beq.n	8006410 <strstr+0x6>
 8006422:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006426:	429e      	cmp	r6, r3
 8006428:	d0f7      	beq.n	800641a <strstr+0x10>
 800642a:	3001      	adds	r0, #1
 800642c:	7803      	ldrb	r3, [r0, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1ef      	bne.n	8006412 <strstr+0x8>
 8006432:	4618      	mov	r0, r3
 8006434:	e7ec      	b.n	8006410 <strstr+0x6>
	...

08006438 <_close_r>:
 8006438:	b538      	push	{r3, r4, r5, lr}
 800643a:	4d06      	ldr	r5, [pc, #24]	@ (8006454 <_close_r+0x1c>)
 800643c:	2300      	movs	r3, #0
 800643e:	4604      	mov	r4, r0
 8006440:	4608      	mov	r0, r1
 8006442:	602b      	str	r3, [r5, #0]
 8006444:	f7fb f907 	bl	8001656 <_close>
 8006448:	1c43      	adds	r3, r0, #1
 800644a:	d102      	bne.n	8006452 <_close_r+0x1a>
 800644c:	682b      	ldr	r3, [r5, #0]
 800644e:	b103      	cbz	r3, 8006452 <_close_r+0x1a>
 8006450:	6023      	str	r3, [r4, #0]
 8006452:	bd38      	pop	{r3, r4, r5, pc}
 8006454:	20000434 	.word	0x20000434

08006458 <_lseek_r>:
 8006458:	b538      	push	{r3, r4, r5, lr}
 800645a:	4d07      	ldr	r5, [pc, #28]	@ (8006478 <_lseek_r+0x20>)
 800645c:	4604      	mov	r4, r0
 800645e:	4608      	mov	r0, r1
 8006460:	4611      	mov	r1, r2
 8006462:	2200      	movs	r2, #0
 8006464:	602a      	str	r2, [r5, #0]
 8006466:	461a      	mov	r2, r3
 8006468:	f7fb f91c 	bl	80016a4 <_lseek>
 800646c:	1c43      	adds	r3, r0, #1
 800646e:	d102      	bne.n	8006476 <_lseek_r+0x1e>
 8006470:	682b      	ldr	r3, [r5, #0]
 8006472:	b103      	cbz	r3, 8006476 <_lseek_r+0x1e>
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	bd38      	pop	{r3, r4, r5, pc}
 8006478:	20000434 	.word	0x20000434

0800647c <_read_r>:
 800647c:	b538      	push	{r3, r4, r5, lr}
 800647e:	4d07      	ldr	r5, [pc, #28]	@ (800649c <_read_r+0x20>)
 8006480:	4604      	mov	r4, r0
 8006482:	4608      	mov	r0, r1
 8006484:	4611      	mov	r1, r2
 8006486:	2200      	movs	r2, #0
 8006488:	602a      	str	r2, [r5, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	f7fb f8aa 	bl	80015e4 <_read>
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d102      	bne.n	800649a <_read_r+0x1e>
 8006494:	682b      	ldr	r3, [r5, #0]
 8006496:	b103      	cbz	r3, 800649a <_read_r+0x1e>
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	bd38      	pop	{r3, r4, r5, pc}
 800649c:	20000434 	.word	0x20000434

080064a0 <_write_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4d07      	ldr	r5, [pc, #28]	@ (80064c0 <_write_r+0x20>)
 80064a4:	4604      	mov	r4, r0
 80064a6:	4608      	mov	r0, r1
 80064a8:	4611      	mov	r1, r2
 80064aa:	2200      	movs	r2, #0
 80064ac:	602a      	str	r2, [r5, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	f7fb f8b5 	bl	800161e <_write>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_write_r+0x1e>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_write_r+0x1e>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	20000434 	.word	0x20000434

080064c4 <__errno>:
 80064c4:	4b01      	ldr	r3, [pc, #4]	@ (80064cc <__errno+0x8>)
 80064c6:	6818      	ldr	r0, [r3, #0]
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000018 	.word	0x20000018

080064d0 <__libc_init_array>:
 80064d0:	b570      	push	{r4, r5, r6, lr}
 80064d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006508 <__libc_init_array+0x38>)
 80064d4:	4c0d      	ldr	r4, [pc, #52]	@ (800650c <__libc_init_array+0x3c>)
 80064d6:	1b64      	subs	r4, r4, r5
 80064d8:	10a4      	asrs	r4, r4, #2
 80064da:	2600      	movs	r6, #0
 80064dc:	42a6      	cmp	r6, r4
 80064de:	d109      	bne.n	80064f4 <__libc_init_array+0x24>
 80064e0:	4d0b      	ldr	r5, [pc, #44]	@ (8006510 <__libc_init_array+0x40>)
 80064e2:	4c0c      	ldr	r4, [pc, #48]	@ (8006514 <__libc_init_array+0x44>)
 80064e4:	f001 fb56 	bl	8007b94 <_init>
 80064e8:	1b64      	subs	r4, r4, r5
 80064ea:	10a4      	asrs	r4, r4, #2
 80064ec:	2600      	movs	r6, #0
 80064ee:	42a6      	cmp	r6, r4
 80064f0:	d105      	bne.n	80064fe <__libc_init_array+0x2e>
 80064f2:	bd70      	pop	{r4, r5, r6, pc}
 80064f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064f8:	4798      	blx	r3
 80064fa:	3601      	adds	r6, #1
 80064fc:	e7ee      	b.n	80064dc <__libc_init_array+0xc>
 80064fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006502:	4798      	blx	r3
 8006504:	3601      	adds	r6, #1
 8006506:	e7f2      	b.n	80064ee <__libc_init_array+0x1e>
 8006508:	08007fe0 	.word	0x08007fe0
 800650c:	08007fe0 	.word	0x08007fe0
 8006510:	08007fe0 	.word	0x08007fe0
 8006514:	08007fe4 	.word	0x08007fe4

08006518 <__retarget_lock_init_recursive>:
 8006518:	4770      	bx	lr

0800651a <__retarget_lock_acquire_recursive>:
 800651a:	4770      	bx	lr

0800651c <__retarget_lock_release_recursive>:
 800651c:	4770      	bx	lr
	...

08006520 <_free_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4605      	mov	r5, r0
 8006524:	2900      	cmp	r1, #0
 8006526:	d041      	beq.n	80065ac <_free_r+0x8c>
 8006528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800652c:	1f0c      	subs	r4, r1, #4
 800652e:	2b00      	cmp	r3, #0
 8006530:	bfb8      	it	lt
 8006532:	18e4      	addlt	r4, r4, r3
 8006534:	f000 f8e0 	bl	80066f8 <__malloc_lock>
 8006538:	4a1d      	ldr	r2, [pc, #116]	@ (80065b0 <_free_r+0x90>)
 800653a:	6813      	ldr	r3, [r2, #0]
 800653c:	b933      	cbnz	r3, 800654c <_free_r+0x2c>
 800653e:	6063      	str	r3, [r4, #4]
 8006540:	6014      	str	r4, [r2, #0]
 8006542:	4628      	mov	r0, r5
 8006544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006548:	f000 b8dc 	b.w	8006704 <__malloc_unlock>
 800654c:	42a3      	cmp	r3, r4
 800654e:	d908      	bls.n	8006562 <_free_r+0x42>
 8006550:	6820      	ldr	r0, [r4, #0]
 8006552:	1821      	adds	r1, r4, r0
 8006554:	428b      	cmp	r3, r1
 8006556:	bf01      	itttt	eq
 8006558:	6819      	ldreq	r1, [r3, #0]
 800655a:	685b      	ldreq	r3, [r3, #4]
 800655c:	1809      	addeq	r1, r1, r0
 800655e:	6021      	streq	r1, [r4, #0]
 8006560:	e7ed      	b.n	800653e <_free_r+0x1e>
 8006562:	461a      	mov	r2, r3
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b10b      	cbz	r3, 800656c <_free_r+0x4c>
 8006568:	42a3      	cmp	r3, r4
 800656a:	d9fa      	bls.n	8006562 <_free_r+0x42>
 800656c:	6811      	ldr	r1, [r2, #0]
 800656e:	1850      	adds	r0, r2, r1
 8006570:	42a0      	cmp	r0, r4
 8006572:	d10b      	bne.n	800658c <_free_r+0x6c>
 8006574:	6820      	ldr	r0, [r4, #0]
 8006576:	4401      	add	r1, r0
 8006578:	1850      	adds	r0, r2, r1
 800657a:	4283      	cmp	r3, r0
 800657c:	6011      	str	r1, [r2, #0]
 800657e:	d1e0      	bne.n	8006542 <_free_r+0x22>
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	6053      	str	r3, [r2, #4]
 8006586:	4408      	add	r0, r1
 8006588:	6010      	str	r0, [r2, #0]
 800658a:	e7da      	b.n	8006542 <_free_r+0x22>
 800658c:	d902      	bls.n	8006594 <_free_r+0x74>
 800658e:	230c      	movs	r3, #12
 8006590:	602b      	str	r3, [r5, #0]
 8006592:	e7d6      	b.n	8006542 <_free_r+0x22>
 8006594:	6820      	ldr	r0, [r4, #0]
 8006596:	1821      	adds	r1, r4, r0
 8006598:	428b      	cmp	r3, r1
 800659a:	bf04      	itt	eq
 800659c:	6819      	ldreq	r1, [r3, #0]
 800659e:	685b      	ldreq	r3, [r3, #4]
 80065a0:	6063      	str	r3, [r4, #4]
 80065a2:	bf04      	itt	eq
 80065a4:	1809      	addeq	r1, r1, r0
 80065a6:	6021      	streq	r1, [r4, #0]
 80065a8:	6054      	str	r4, [r2, #4]
 80065aa:	e7ca      	b.n	8006542 <_free_r+0x22>
 80065ac:	bd38      	pop	{r3, r4, r5, pc}
 80065ae:	bf00      	nop
 80065b0:	20000440 	.word	0x20000440

080065b4 <sbrk_aligned>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	4e0f      	ldr	r6, [pc, #60]	@ (80065f4 <sbrk_aligned+0x40>)
 80065b8:	460c      	mov	r4, r1
 80065ba:	6831      	ldr	r1, [r6, #0]
 80065bc:	4605      	mov	r5, r0
 80065be:	b911      	cbnz	r1, 80065c6 <sbrk_aligned+0x12>
 80065c0:	f001 f9a8 	bl	8007914 <_sbrk_r>
 80065c4:	6030      	str	r0, [r6, #0]
 80065c6:	4621      	mov	r1, r4
 80065c8:	4628      	mov	r0, r5
 80065ca:	f001 f9a3 	bl	8007914 <_sbrk_r>
 80065ce:	1c43      	adds	r3, r0, #1
 80065d0:	d103      	bne.n	80065da <sbrk_aligned+0x26>
 80065d2:	f04f 34ff 	mov.w	r4, #4294967295
 80065d6:	4620      	mov	r0, r4
 80065d8:	bd70      	pop	{r4, r5, r6, pc}
 80065da:	1cc4      	adds	r4, r0, #3
 80065dc:	f024 0403 	bic.w	r4, r4, #3
 80065e0:	42a0      	cmp	r0, r4
 80065e2:	d0f8      	beq.n	80065d6 <sbrk_aligned+0x22>
 80065e4:	1a21      	subs	r1, r4, r0
 80065e6:	4628      	mov	r0, r5
 80065e8:	f001 f994 	bl	8007914 <_sbrk_r>
 80065ec:	3001      	adds	r0, #1
 80065ee:	d1f2      	bne.n	80065d6 <sbrk_aligned+0x22>
 80065f0:	e7ef      	b.n	80065d2 <sbrk_aligned+0x1e>
 80065f2:	bf00      	nop
 80065f4:	2000043c 	.word	0x2000043c

080065f8 <_malloc_r>:
 80065f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065fc:	1ccd      	adds	r5, r1, #3
 80065fe:	f025 0503 	bic.w	r5, r5, #3
 8006602:	3508      	adds	r5, #8
 8006604:	2d0c      	cmp	r5, #12
 8006606:	bf38      	it	cc
 8006608:	250c      	movcc	r5, #12
 800660a:	2d00      	cmp	r5, #0
 800660c:	4606      	mov	r6, r0
 800660e:	db01      	blt.n	8006614 <_malloc_r+0x1c>
 8006610:	42a9      	cmp	r1, r5
 8006612:	d904      	bls.n	800661e <_malloc_r+0x26>
 8006614:	230c      	movs	r3, #12
 8006616:	6033      	str	r3, [r6, #0]
 8006618:	2000      	movs	r0, #0
 800661a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800661e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066f4 <_malloc_r+0xfc>
 8006622:	f000 f869 	bl	80066f8 <__malloc_lock>
 8006626:	f8d8 3000 	ldr.w	r3, [r8]
 800662a:	461c      	mov	r4, r3
 800662c:	bb44      	cbnz	r4, 8006680 <_malloc_r+0x88>
 800662e:	4629      	mov	r1, r5
 8006630:	4630      	mov	r0, r6
 8006632:	f7ff ffbf 	bl	80065b4 <sbrk_aligned>
 8006636:	1c43      	adds	r3, r0, #1
 8006638:	4604      	mov	r4, r0
 800663a:	d158      	bne.n	80066ee <_malloc_r+0xf6>
 800663c:	f8d8 4000 	ldr.w	r4, [r8]
 8006640:	4627      	mov	r7, r4
 8006642:	2f00      	cmp	r7, #0
 8006644:	d143      	bne.n	80066ce <_malloc_r+0xd6>
 8006646:	2c00      	cmp	r4, #0
 8006648:	d04b      	beq.n	80066e2 <_malloc_r+0xea>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	4639      	mov	r1, r7
 800664e:	4630      	mov	r0, r6
 8006650:	eb04 0903 	add.w	r9, r4, r3
 8006654:	f001 f95e 	bl	8007914 <_sbrk_r>
 8006658:	4581      	cmp	r9, r0
 800665a:	d142      	bne.n	80066e2 <_malloc_r+0xea>
 800665c:	6821      	ldr	r1, [r4, #0]
 800665e:	1a6d      	subs	r5, r5, r1
 8006660:	4629      	mov	r1, r5
 8006662:	4630      	mov	r0, r6
 8006664:	f7ff ffa6 	bl	80065b4 <sbrk_aligned>
 8006668:	3001      	adds	r0, #1
 800666a:	d03a      	beq.n	80066e2 <_malloc_r+0xea>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	442b      	add	r3, r5
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	f8d8 3000 	ldr.w	r3, [r8]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	bb62      	cbnz	r2, 80066d4 <_malloc_r+0xdc>
 800667a:	f8c8 7000 	str.w	r7, [r8]
 800667e:	e00f      	b.n	80066a0 <_malloc_r+0xa8>
 8006680:	6822      	ldr	r2, [r4, #0]
 8006682:	1b52      	subs	r2, r2, r5
 8006684:	d420      	bmi.n	80066c8 <_malloc_r+0xd0>
 8006686:	2a0b      	cmp	r2, #11
 8006688:	d917      	bls.n	80066ba <_malloc_r+0xc2>
 800668a:	1961      	adds	r1, r4, r5
 800668c:	42a3      	cmp	r3, r4
 800668e:	6025      	str	r5, [r4, #0]
 8006690:	bf18      	it	ne
 8006692:	6059      	strne	r1, [r3, #4]
 8006694:	6863      	ldr	r3, [r4, #4]
 8006696:	bf08      	it	eq
 8006698:	f8c8 1000 	streq.w	r1, [r8]
 800669c:	5162      	str	r2, [r4, r5]
 800669e:	604b      	str	r3, [r1, #4]
 80066a0:	4630      	mov	r0, r6
 80066a2:	f000 f82f 	bl	8006704 <__malloc_unlock>
 80066a6:	f104 000b 	add.w	r0, r4, #11
 80066aa:	1d23      	adds	r3, r4, #4
 80066ac:	f020 0007 	bic.w	r0, r0, #7
 80066b0:	1ac2      	subs	r2, r0, r3
 80066b2:	bf1c      	itt	ne
 80066b4:	1a1b      	subne	r3, r3, r0
 80066b6:	50a3      	strne	r3, [r4, r2]
 80066b8:	e7af      	b.n	800661a <_malloc_r+0x22>
 80066ba:	6862      	ldr	r2, [r4, #4]
 80066bc:	42a3      	cmp	r3, r4
 80066be:	bf0c      	ite	eq
 80066c0:	f8c8 2000 	streq.w	r2, [r8]
 80066c4:	605a      	strne	r2, [r3, #4]
 80066c6:	e7eb      	b.n	80066a0 <_malloc_r+0xa8>
 80066c8:	4623      	mov	r3, r4
 80066ca:	6864      	ldr	r4, [r4, #4]
 80066cc:	e7ae      	b.n	800662c <_malloc_r+0x34>
 80066ce:	463c      	mov	r4, r7
 80066d0:	687f      	ldr	r7, [r7, #4]
 80066d2:	e7b6      	b.n	8006642 <_malloc_r+0x4a>
 80066d4:	461a      	mov	r2, r3
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	42a3      	cmp	r3, r4
 80066da:	d1fb      	bne.n	80066d4 <_malloc_r+0xdc>
 80066dc:	2300      	movs	r3, #0
 80066de:	6053      	str	r3, [r2, #4]
 80066e0:	e7de      	b.n	80066a0 <_malloc_r+0xa8>
 80066e2:	230c      	movs	r3, #12
 80066e4:	6033      	str	r3, [r6, #0]
 80066e6:	4630      	mov	r0, r6
 80066e8:	f000 f80c 	bl	8006704 <__malloc_unlock>
 80066ec:	e794      	b.n	8006618 <_malloc_r+0x20>
 80066ee:	6005      	str	r5, [r0, #0]
 80066f0:	e7d6      	b.n	80066a0 <_malloc_r+0xa8>
 80066f2:	bf00      	nop
 80066f4:	20000440 	.word	0x20000440

080066f8 <__malloc_lock>:
 80066f8:	4801      	ldr	r0, [pc, #4]	@ (8006700 <__malloc_lock+0x8>)
 80066fa:	f7ff bf0e 	b.w	800651a <__retarget_lock_acquire_recursive>
 80066fe:	bf00      	nop
 8006700:	20000438 	.word	0x20000438

08006704 <__malloc_unlock>:
 8006704:	4801      	ldr	r0, [pc, #4]	@ (800670c <__malloc_unlock+0x8>)
 8006706:	f7ff bf09 	b.w	800651c <__retarget_lock_release_recursive>
 800670a:	bf00      	nop
 800670c:	20000438 	.word	0x20000438

08006710 <__ssputs_r>:
 8006710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	688e      	ldr	r6, [r1, #8]
 8006716:	461f      	mov	r7, r3
 8006718:	42be      	cmp	r6, r7
 800671a:	680b      	ldr	r3, [r1, #0]
 800671c:	4682      	mov	sl, r0
 800671e:	460c      	mov	r4, r1
 8006720:	4690      	mov	r8, r2
 8006722:	d82d      	bhi.n	8006780 <__ssputs_r+0x70>
 8006724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006728:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800672c:	d026      	beq.n	800677c <__ssputs_r+0x6c>
 800672e:	6965      	ldr	r5, [r4, #20]
 8006730:	6909      	ldr	r1, [r1, #16]
 8006732:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006736:	eba3 0901 	sub.w	r9, r3, r1
 800673a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800673e:	1c7b      	adds	r3, r7, #1
 8006740:	444b      	add	r3, r9
 8006742:	106d      	asrs	r5, r5, #1
 8006744:	429d      	cmp	r5, r3
 8006746:	bf38      	it	cc
 8006748:	461d      	movcc	r5, r3
 800674a:	0553      	lsls	r3, r2, #21
 800674c:	d527      	bpl.n	800679e <__ssputs_r+0x8e>
 800674e:	4629      	mov	r1, r5
 8006750:	f7ff ff52 	bl	80065f8 <_malloc_r>
 8006754:	4606      	mov	r6, r0
 8006756:	b360      	cbz	r0, 80067b2 <__ssputs_r+0xa2>
 8006758:	6921      	ldr	r1, [r4, #16]
 800675a:	464a      	mov	r2, r9
 800675c:	f001 f8ea 	bl	8007934 <memcpy>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800676a:	81a3      	strh	r3, [r4, #12]
 800676c:	6126      	str	r6, [r4, #16]
 800676e:	6165      	str	r5, [r4, #20]
 8006770:	444e      	add	r6, r9
 8006772:	eba5 0509 	sub.w	r5, r5, r9
 8006776:	6026      	str	r6, [r4, #0]
 8006778:	60a5      	str	r5, [r4, #8]
 800677a:	463e      	mov	r6, r7
 800677c:	42be      	cmp	r6, r7
 800677e:	d900      	bls.n	8006782 <__ssputs_r+0x72>
 8006780:	463e      	mov	r6, r7
 8006782:	6820      	ldr	r0, [r4, #0]
 8006784:	4632      	mov	r2, r6
 8006786:	4641      	mov	r1, r8
 8006788:	f001 f887 	bl	800789a <memmove>
 800678c:	68a3      	ldr	r3, [r4, #8]
 800678e:	1b9b      	subs	r3, r3, r6
 8006790:	60a3      	str	r3, [r4, #8]
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	4433      	add	r3, r6
 8006796:	6023      	str	r3, [r4, #0]
 8006798:	2000      	movs	r0, #0
 800679a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679e:	462a      	mov	r2, r5
 80067a0:	f001 f8d6 	bl	8007950 <_realloc_r>
 80067a4:	4606      	mov	r6, r0
 80067a6:	2800      	cmp	r0, #0
 80067a8:	d1e0      	bne.n	800676c <__ssputs_r+0x5c>
 80067aa:	6921      	ldr	r1, [r4, #16]
 80067ac:	4650      	mov	r0, sl
 80067ae:	f7ff feb7 	bl	8006520 <_free_r>
 80067b2:	230c      	movs	r3, #12
 80067b4:	f8ca 3000 	str.w	r3, [sl]
 80067b8:	89a3      	ldrh	r3, [r4, #12]
 80067ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067be:	81a3      	strh	r3, [r4, #12]
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295
 80067c4:	e7e9      	b.n	800679a <__ssputs_r+0x8a>
	...

080067c8 <_svfiprintf_r>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	4698      	mov	r8, r3
 80067ce:	898b      	ldrh	r3, [r1, #12]
 80067d0:	061b      	lsls	r3, r3, #24
 80067d2:	b09d      	sub	sp, #116	@ 0x74
 80067d4:	4607      	mov	r7, r0
 80067d6:	460d      	mov	r5, r1
 80067d8:	4614      	mov	r4, r2
 80067da:	d510      	bpl.n	80067fe <_svfiprintf_r+0x36>
 80067dc:	690b      	ldr	r3, [r1, #16]
 80067de:	b973      	cbnz	r3, 80067fe <_svfiprintf_r+0x36>
 80067e0:	2140      	movs	r1, #64	@ 0x40
 80067e2:	f7ff ff09 	bl	80065f8 <_malloc_r>
 80067e6:	6028      	str	r0, [r5, #0]
 80067e8:	6128      	str	r0, [r5, #16]
 80067ea:	b930      	cbnz	r0, 80067fa <_svfiprintf_r+0x32>
 80067ec:	230c      	movs	r3, #12
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	f04f 30ff 	mov.w	r0, #4294967295
 80067f4:	b01d      	add	sp, #116	@ 0x74
 80067f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fa:	2340      	movs	r3, #64	@ 0x40
 80067fc:	616b      	str	r3, [r5, #20]
 80067fe:	2300      	movs	r3, #0
 8006800:	9309      	str	r3, [sp, #36]	@ 0x24
 8006802:	2320      	movs	r3, #32
 8006804:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006808:	f8cd 800c 	str.w	r8, [sp, #12]
 800680c:	2330      	movs	r3, #48	@ 0x30
 800680e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069ac <_svfiprintf_r+0x1e4>
 8006812:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006816:	f04f 0901 	mov.w	r9, #1
 800681a:	4623      	mov	r3, r4
 800681c:	469a      	mov	sl, r3
 800681e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006822:	b10a      	cbz	r2, 8006828 <_svfiprintf_r+0x60>
 8006824:	2a25      	cmp	r2, #37	@ 0x25
 8006826:	d1f9      	bne.n	800681c <_svfiprintf_r+0x54>
 8006828:	ebba 0b04 	subs.w	fp, sl, r4
 800682c:	d00b      	beq.n	8006846 <_svfiprintf_r+0x7e>
 800682e:	465b      	mov	r3, fp
 8006830:	4622      	mov	r2, r4
 8006832:	4629      	mov	r1, r5
 8006834:	4638      	mov	r0, r7
 8006836:	f7ff ff6b 	bl	8006710 <__ssputs_r>
 800683a:	3001      	adds	r0, #1
 800683c:	f000 80a7 	beq.w	800698e <_svfiprintf_r+0x1c6>
 8006840:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006842:	445a      	add	r2, fp
 8006844:	9209      	str	r2, [sp, #36]	@ 0x24
 8006846:	f89a 3000 	ldrb.w	r3, [sl]
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 809f 	beq.w	800698e <_svfiprintf_r+0x1c6>
 8006850:	2300      	movs	r3, #0
 8006852:	f04f 32ff 	mov.w	r2, #4294967295
 8006856:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800685a:	f10a 0a01 	add.w	sl, sl, #1
 800685e:	9304      	str	r3, [sp, #16]
 8006860:	9307      	str	r3, [sp, #28]
 8006862:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006866:	931a      	str	r3, [sp, #104]	@ 0x68
 8006868:	4654      	mov	r4, sl
 800686a:	2205      	movs	r2, #5
 800686c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006870:	484e      	ldr	r0, [pc, #312]	@ (80069ac <_svfiprintf_r+0x1e4>)
 8006872:	f7f9 fcb5 	bl	80001e0 <memchr>
 8006876:	9a04      	ldr	r2, [sp, #16]
 8006878:	b9d8      	cbnz	r0, 80068b2 <_svfiprintf_r+0xea>
 800687a:	06d0      	lsls	r0, r2, #27
 800687c:	bf44      	itt	mi
 800687e:	2320      	movmi	r3, #32
 8006880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006884:	0711      	lsls	r1, r2, #28
 8006886:	bf44      	itt	mi
 8006888:	232b      	movmi	r3, #43	@ 0x2b
 800688a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800688e:	f89a 3000 	ldrb.w	r3, [sl]
 8006892:	2b2a      	cmp	r3, #42	@ 0x2a
 8006894:	d015      	beq.n	80068c2 <_svfiprintf_r+0xfa>
 8006896:	9a07      	ldr	r2, [sp, #28]
 8006898:	4654      	mov	r4, sl
 800689a:	2000      	movs	r0, #0
 800689c:	f04f 0c0a 	mov.w	ip, #10
 80068a0:	4621      	mov	r1, r4
 80068a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068a6:	3b30      	subs	r3, #48	@ 0x30
 80068a8:	2b09      	cmp	r3, #9
 80068aa:	d94b      	bls.n	8006944 <_svfiprintf_r+0x17c>
 80068ac:	b1b0      	cbz	r0, 80068dc <_svfiprintf_r+0x114>
 80068ae:	9207      	str	r2, [sp, #28]
 80068b0:	e014      	b.n	80068dc <_svfiprintf_r+0x114>
 80068b2:	eba0 0308 	sub.w	r3, r0, r8
 80068b6:	fa09 f303 	lsl.w	r3, r9, r3
 80068ba:	4313      	orrs	r3, r2
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	46a2      	mov	sl, r4
 80068c0:	e7d2      	b.n	8006868 <_svfiprintf_r+0xa0>
 80068c2:	9b03      	ldr	r3, [sp, #12]
 80068c4:	1d19      	adds	r1, r3, #4
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	9103      	str	r1, [sp, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	bfbb      	ittet	lt
 80068ce:	425b      	neglt	r3, r3
 80068d0:	f042 0202 	orrlt.w	r2, r2, #2
 80068d4:	9307      	strge	r3, [sp, #28]
 80068d6:	9307      	strlt	r3, [sp, #28]
 80068d8:	bfb8      	it	lt
 80068da:	9204      	strlt	r2, [sp, #16]
 80068dc:	7823      	ldrb	r3, [r4, #0]
 80068de:	2b2e      	cmp	r3, #46	@ 0x2e
 80068e0:	d10a      	bne.n	80068f8 <_svfiprintf_r+0x130>
 80068e2:	7863      	ldrb	r3, [r4, #1]
 80068e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e6:	d132      	bne.n	800694e <_svfiprintf_r+0x186>
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	1d1a      	adds	r2, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	9203      	str	r2, [sp, #12]
 80068f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068f4:	3402      	adds	r4, #2
 80068f6:	9305      	str	r3, [sp, #20]
 80068f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80069bc <_svfiprintf_r+0x1f4>
 80068fc:	7821      	ldrb	r1, [r4, #0]
 80068fe:	2203      	movs	r2, #3
 8006900:	4650      	mov	r0, sl
 8006902:	f7f9 fc6d 	bl	80001e0 <memchr>
 8006906:	b138      	cbz	r0, 8006918 <_svfiprintf_r+0x150>
 8006908:	9b04      	ldr	r3, [sp, #16]
 800690a:	eba0 000a 	sub.w	r0, r0, sl
 800690e:	2240      	movs	r2, #64	@ 0x40
 8006910:	4082      	lsls	r2, r0
 8006912:	4313      	orrs	r3, r2
 8006914:	3401      	adds	r4, #1
 8006916:	9304      	str	r3, [sp, #16]
 8006918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800691c:	4824      	ldr	r0, [pc, #144]	@ (80069b0 <_svfiprintf_r+0x1e8>)
 800691e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006922:	2206      	movs	r2, #6
 8006924:	f7f9 fc5c 	bl	80001e0 <memchr>
 8006928:	2800      	cmp	r0, #0
 800692a:	d036      	beq.n	800699a <_svfiprintf_r+0x1d2>
 800692c:	4b21      	ldr	r3, [pc, #132]	@ (80069b4 <_svfiprintf_r+0x1ec>)
 800692e:	bb1b      	cbnz	r3, 8006978 <_svfiprintf_r+0x1b0>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	3307      	adds	r3, #7
 8006934:	f023 0307 	bic.w	r3, r3, #7
 8006938:	3308      	adds	r3, #8
 800693a:	9303      	str	r3, [sp, #12]
 800693c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800693e:	4433      	add	r3, r6
 8006940:	9309      	str	r3, [sp, #36]	@ 0x24
 8006942:	e76a      	b.n	800681a <_svfiprintf_r+0x52>
 8006944:	fb0c 3202 	mla	r2, ip, r2, r3
 8006948:	460c      	mov	r4, r1
 800694a:	2001      	movs	r0, #1
 800694c:	e7a8      	b.n	80068a0 <_svfiprintf_r+0xd8>
 800694e:	2300      	movs	r3, #0
 8006950:	3401      	adds	r4, #1
 8006952:	9305      	str	r3, [sp, #20]
 8006954:	4619      	mov	r1, r3
 8006956:	f04f 0c0a 	mov.w	ip, #10
 800695a:	4620      	mov	r0, r4
 800695c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006960:	3a30      	subs	r2, #48	@ 0x30
 8006962:	2a09      	cmp	r2, #9
 8006964:	d903      	bls.n	800696e <_svfiprintf_r+0x1a6>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0c6      	beq.n	80068f8 <_svfiprintf_r+0x130>
 800696a:	9105      	str	r1, [sp, #20]
 800696c:	e7c4      	b.n	80068f8 <_svfiprintf_r+0x130>
 800696e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006972:	4604      	mov	r4, r0
 8006974:	2301      	movs	r3, #1
 8006976:	e7f0      	b.n	800695a <_svfiprintf_r+0x192>
 8006978:	ab03      	add	r3, sp, #12
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	462a      	mov	r2, r5
 800697e:	4b0e      	ldr	r3, [pc, #56]	@ (80069b8 <_svfiprintf_r+0x1f0>)
 8006980:	a904      	add	r1, sp, #16
 8006982:	4638      	mov	r0, r7
 8006984:	f3af 8000 	nop.w
 8006988:	1c42      	adds	r2, r0, #1
 800698a:	4606      	mov	r6, r0
 800698c:	d1d6      	bne.n	800693c <_svfiprintf_r+0x174>
 800698e:	89ab      	ldrh	r3, [r5, #12]
 8006990:	065b      	lsls	r3, r3, #25
 8006992:	f53f af2d 	bmi.w	80067f0 <_svfiprintf_r+0x28>
 8006996:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006998:	e72c      	b.n	80067f4 <_svfiprintf_r+0x2c>
 800699a:	ab03      	add	r3, sp, #12
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	462a      	mov	r2, r5
 80069a0:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <_svfiprintf_r+0x1f0>)
 80069a2:	a904      	add	r1, sp, #16
 80069a4:	4638      	mov	r0, r7
 80069a6:	f000 fb8b 	bl	80070c0 <_printf_i>
 80069aa:	e7ed      	b.n	8006988 <_svfiprintf_r+0x1c0>
 80069ac:	08007f89 	.word	0x08007f89
 80069b0:	08007f93 	.word	0x08007f93
 80069b4:	00000000 	.word	0x00000000
 80069b8:	08006711 	.word	0x08006711
 80069bc:	08007f8f 	.word	0x08007f8f

080069c0 <_sungetc_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	1c4b      	adds	r3, r1, #1
 80069c4:	4614      	mov	r4, r2
 80069c6:	d103      	bne.n	80069d0 <_sungetc_r+0x10>
 80069c8:	f04f 35ff 	mov.w	r5, #4294967295
 80069cc:	4628      	mov	r0, r5
 80069ce:	bd38      	pop	{r3, r4, r5, pc}
 80069d0:	8993      	ldrh	r3, [r2, #12]
 80069d2:	f023 0320 	bic.w	r3, r3, #32
 80069d6:	8193      	strh	r3, [r2, #12]
 80069d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069da:	6852      	ldr	r2, [r2, #4]
 80069dc:	b2cd      	uxtb	r5, r1
 80069de:	b18b      	cbz	r3, 8006a04 <_sungetc_r+0x44>
 80069e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80069e2:	4293      	cmp	r3, r2
 80069e4:	dd08      	ble.n	80069f8 <_sungetc_r+0x38>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	1e5a      	subs	r2, r3, #1
 80069ea:	6022      	str	r2, [r4, #0]
 80069ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 80069f0:	6863      	ldr	r3, [r4, #4]
 80069f2:	3301      	adds	r3, #1
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	e7e9      	b.n	80069cc <_sungetc_r+0xc>
 80069f8:	4621      	mov	r1, r4
 80069fa:	f000 ff14 	bl	8007826 <__submore>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d0f1      	beq.n	80069e6 <_sungetc_r+0x26>
 8006a02:	e7e1      	b.n	80069c8 <_sungetc_r+0x8>
 8006a04:	6921      	ldr	r1, [r4, #16]
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	b151      	cbz	r1, 8006a20 <_sungetc_r+0x60>
 8006a0a:	4299      	cmp	r1, r3
 8006a0c:	d208      	bcs.n	8006a20 <_sungetc_r+0x60>
 8006a0e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006a12:	42a9      	cmp	r1, r5
 8006a14:	d104      	bne.n	8006a20 <_sungetc_r+0x60>
 8006a16:	3b01      	subs	r3, #1
 8006a18:	3201      	adds	r2, #1
 8006a1a:	6023      	str	r3, [r4, #0]
 8006a1c:	6062      	str	r2, [r4, #4]
 8006a1e:	e7d5      	b.n	80069cc <_sungetc_r+0xc>
 8006a20:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006a24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a28:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006a2e:	4623      	mov	r3, r4
 8006a30:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	2301      	movs	r3, #1
 8006a38:	e7dc      	b.n	80069f4 <_sungetc_r+0x34>

08006a3a <__ssrefill_r>:
 8006a3a:	b510      	push	{r4, lr}
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006a40:	b169      	cbz	r1, 8006a5e <__ssrefill_r+0x24>
 8006a42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a46:	4299      	cmp	r1, r3
 8006a48:	d001      	beq.n	8006a4e <__ssrefill_r+0x14>
 8006a4a:	f7ff fd69 	bl	8006520 <_free_r>
 8006a4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a50:	6063      	str	r3, [r4, #4]
 8006a52:	2000      	movs	r0, #0
 8006a54:	6360      	str	r0, [r4, #52]	@ 0x34
 8006a56:	b113      	cbz	r3, 8006a5e <__ssrefill_r+0x24>
 8006a58:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006a5a:	6023      	str	r3, [r4, #0]
 8006a5c:	bd10      	pop	{r4, pc}
 8006a5e:	6923      	ldr	r3, [r4, #16]
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	2300      	movs	r3, #0
 8006a64:	6063      	str	r3, [r4, #4]
 8006a66:	89a3      	ldrh	r3, [r4, #12]
 8006a68:	f043 0320 	orr.w	r3, r3, #32
 8006a6c:	81a3      	strh	r3, [r4, #12]
 8006a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a72:	e7f3      	b.n	8006a5c <__ssrefill_r+0x22>

08006a74 <__ssvfiscanf_r>:
 8006a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	460c      	mov	r4, r1
 8006a7a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8006a7e:	2100      	movs	r1, #0
 8006a80:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8006a84:	49a6      	ldr	r1, [pc, #664]	@ (8006d20 <__ssvfiscanf_r+0x2ac>)
 8006a86:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006a88:	f10d 0804 	add.w	r8, sp, #4
 8006a8c:	49a5      	ldr	r1, [pc, #660]	@ (8006d24 <__ssvfiscanf_r+0x2b0>)
 8006a8e:	4fa6      	ldr	r7, [pc, #664]	@ (8006d28 <__ssvfiscanf_r+0x2b4>)
 8006a90:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8006a94:	4606      	mov	r6, r0
 8006a96:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	f892 9000 	ldrb.w	r9, [r2]
 8006a9e:	f1b9 0f00 	cmp.w	r9, #0
 8006aa2:	f000 8158 	beq.w	8006d56 <__ssvfiscanf_r+0x2e2>
 8006aa6:	f817 3009 	ldrb.w	r3, [r7, r9]
 8006aaa:	f013 0308 	ands.w	r3, r3, #8
 8006aae:	f102 0501 	add.w	r5, r2, #1
 8006ab2:	d019      	beq.n	8006ae8 <__ssvfiscanf_r+0x74>
 8006ab4:	6863      	ldr	r3, [r4, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	dd0f      	ble.n	8006ada <__ssvfiscanf_r+0x66>
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	781a      	ldrb	r2, [r3, #0]
 8006abe:	5cba      	ldrb	r2, [r7, r2]
 8006ac0:	0712      	lsls	r2, r2, #28
 8006ac2:	d401      	bmi.n	8006ac8 <__ssvfiscanf_r+0x54>
 8006ac4:	462a      	mov	r2, r5
 8006ac6:	e7e8      	b.n	8006a9a <__ssvfiscanf_r+0x26>
 8006ac8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006aca:	3201      	adds	r2, #1
 8006acc:	9245      	str	r2, [sp, #276]	@ 0x114
 8006ace:	6862      	ldr	r2, [r4, #4]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	3a01      	subs	r2, #1
 8006ad4:	6062      	str	r2, [r4, #4]
 8006ad6:	6023      	str	r3, [r4, #0]
 8006ad8:	e7ec      	b.n	8006ab4 <__ssvfiscanf_r+0x40>
 8006ada:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006adc:	4621      	mov	r1, r4
 8006ade:	4630      	mov	r0, r6
 8006ae0:	4798      	blx	r3
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d0e9      	beq.n	8006aba <__ssvfiscanf_r+0x46>
 8006ae6:	e7ed      	b.n	8006ac4 <__ssvfiscanf_r+0x50>
 8006ae8:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8006aec:	f040 8085 	bne.w	8006bfa <__ssvfiscanf_r+0x186>
 8006af0:	9341      	str	r3, [sp, #260]	@ 0x104
 8006af2:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006af4:	7853      	ldrb	r3, [r2, #1]
 8006af6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006af8:	bf02      	ittt	eq
 8006afa:	2310      	moveq	r3, #16
 8006afc:	1c95      	addeq	r5, r2, #2
 8006afe:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006b00:	220a      	movs	r2, #10
 8006b02:	46aa      	mov	sl, r5
 8006b04:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006b08:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006b0c:	2b09      	cmp	r3, #9
 8006b0e:	d91e      	bls.n	8006b4e <__ssvfiscanf_r+0xda>
 8006b10:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8006d2c <__ssvfiscanf_r+0x2b8>
 8006b14:	2203      	movs	r2, #3
 8006b16:	4658      	mov	r0, fp
 8006b18:	f7f9 fb62 	bl	80001e0 <memchr>
 8006b1c:	b138      	cbz	r0, 8006b2e <__ssvfiscanf_r+0xba>
 8006b1e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006b20:	eba0 000b 	sub.w	r0, r0, fp
 8006b24:	2301      	movs	r3, #1
 8006b26:	4083      	lsls	r3, r0
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	9341      	str	r3, [sp, #260]	@ 0x104
 8006b2c:	4655      	mov	r5, sl
 8006b2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006b32:	2b78      	cmp	r3, #120	@ 0x78
 8006b34:	d806      	bhi.n	8006b44 <__ssvfiscanf_r+0xd0>
 8006b36:	2b57      	cmp	r3, #87	@ 0x57
 8006b38:	d810      	bhi.n	8006b5c <__ssvfiscanf_r+0xe8>
 8006b3a:	2b25      	cmp	r3, #37	@ 0x25
 8006b3c:	d05d      	beq.n	8006bfa <__ssvfiscanf_r+0x186>
 8006b3e:	d857      	bhi.n	8006bf0 <__ssvfiscanf_r+0x17c>
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d075      	beq.n	8006c30 <__ssvfiscanf_r+0x1bc>
 8006b44:	2303      	movs	r3, #3
 8006b46:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006b48:	230a      	movs	r3, #10
 8006b4a:	9342      	str	r3, [sp, #264]	@ 0x108
 8006b4c:	e088      	b.n	8006c60 <__ssvfiscanf_r+0x1ec>
 8006b4e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006b50:	fb02 1103 	mla	r1, r2, r3, r1
 8006b54:	3930      	subs	r1, #48	@ 0x30
 8006b56:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006b58:	4655      	mov	r5, sl
 8006b5a:	e7d2      	b.n	8006b02 <__ssvfiscanf_r+0x8e>
 8006b5c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006b60:	2a20      	cmp	r2, #32
 8006b62:	d8ef      	bhi.n	8006b44 <__ssvfiscanf_r+0xd0>
 8006b64:	a101      	add	r1, pc, #4	@ (adr r1, 8006b6c <__ssvfiscanf_r+0xf8>)
 8006b66:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006b6a:	bf00      	nop
 8006b6c:	08006c3f 	.word	0x08006c3f
 8006b70:	08006b45 	.word	0x08006b45
 8006b74:	08006b45 	.word	0x08006b45
 8006b78:	08006c99 	.word	0x08006c99
 8006b7c:	08006b45 	.word	0x08006b45
 8006b80:	08006b45 	.word	0x08006b45
 8006b84:	08006b45 	.word	0x08006b45
 8006b88:	08006b45 	.word	0x08006b45
 8006b8c:	08006b45 	.word	0x08006b45
 8006b90:	08006b45 	.word	0x08006b45
 8006b94:	08006b45 	.word	0x08006b45
 8006b98:	08006caf 	.word	0x08006caf
 8006b9c:	08006c95 	.word	0x08006c95
 8006ba0:	08006bf7 	.word	0x08006bf7
 8006ba4:	08006bf7 	.word	0x08006bf7
 8006ba8:	08006bf7 	.word	0x08006bf7
 8006bac:	08006b45 	.word	0x08006b45
 8006bb0:	08006c51 	.word	0x08006c51
 8006bb4:	08006b45 	.word	0x08006b45
 8006bb8:	08006b45 	.word	0x08006b45
 8006bbc:	08006b45 	.word	0x08006b45
 8006bc0:	08006b45 	.word	0x08006b45
 8006bc4:	08006cbf 	.word	0x08006cbf
 8006bc8:	08006c59 	.word	0x08006c59
 8006bcc:	08006c37 	.word	0x08006c37
 8006bd0:	08006b45 	.word	0x08006b45
 8006bd4:	08006b45 	.word	0x08006b45
 8006bd8:	08006cbb 	.word	0x08006cbb
 8006bdc:	08006b45 	.word	0x08006b45
 8006be0:	08006c95 	.word	0x08006c95
 8006be4:	08006b45 	.word	0x08006b45
 8006be8:	08006b45 	.word	0x08006b45
 8006bec:	08006c3f 	.word	0x08006c3f
 8006bf0:	3b45      	subs	r3, #69	@ 0x45
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d8a6      	bhi.n	8006b44 <__ssvfiscanf_r+0xd0>
 8006bf6:	2305      	movs	r3, #5
 8006bf8:	e031      	b.n	8006c5e <__ssvfiscanf_r+0x1ea>
 8006bfa:	6863      	ldr	r3, [r4, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	dd0d      	ble.n	8006c1c <__ssvfiscanf_r+0x1a8>
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	781a      	ldrb	r2, [r3, #0]
 8006c04:	454a      	cmp	r2, r9
 8006c06:	f040 80a6 	bne.w	8006d56 <__ssvfiscanf_r+0x2e2>
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	6862      	ldr	r2, [r4, #4]
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006c12:	3a01      	subs	r2, #1
 8006c14:	3301      	adds	r3, #1
 8006c16:	6062      	str	r2, [r4, #4]
 8006c18:	9345      	str	r3, [sp, #276]	@ 0x114
 8006c1a:	e753      	b.n	8006ac4 <__ssvfiscanf_r+0x50>
 8006c1c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006c1e:	4621      	mov	r1, r4
 8006c20:	4630      	mov	r0, r6
 8006c22:	4798      	blx	r3
 8006c24:	2800      	cmp	r0, #0
 8006c26:	d0eb      	beq.n	8006c00 <__ssvfiscanf_r+0x18c>
 8006c28:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f040 808b 	bne.w	8006d46 <__ssvfiscanf_r+0x2d2>
 8006c30:	f04f 30ff 	mov.w	r0, #4294967295
 8006c34:	e08b      	b.n	8006d4e <__ssvfiscanf_r+0x2da>
 8006c36:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006c38:	f042 0220 	orr.w	r2, r2, #32
 8006c3c:	9241      	str	r2, [sp, #260]	@ 0x104
 8006c3e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c44:	9241      	str	r2, [sp, #260]	@ 0x104
 8006c46:	2210      	movs	r2, #16
 8006c48:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c4a:	9242      	str	r2, [sp, #264]	@ 0x108
 8006c4c:	d902      	bls.n	8006c54 <__ssvfiscanf_r+0x1e0>
 8006c4e:	e005      	b.n	8006c5c <__ssvfiscanf_r+0x1e8>
 8006c50:	2300      	movs	r3, #0
 8006c52:	9342      	str	r3, [sp, #264]	@ 0x108
 8006c54:	2303      	movs	r3, #3
 8006c56:	e002      	b.n	8006c5e <__ssvfiscanf_r+0x1ea>
 8006c58:	2308      	movs	r3, #8
 8006c5a:	9342      	str	r3, [sp, #264]	@ 0x108
 8006c5c:	2304      	movs	r3, #4
 8006c5e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006c60:	6863      	ldr	r3, [r4, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	dd39      	ble.n	8006cda <__ssvfiscanf_r+0x266>
 8006c66:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006c68:	0659      	lsls	r1, r3, #25
 8006c6a:	d404      	bmi.n	8006c76 <__ssvfiscanf_r+0x202>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	781a      	ldrb	r2, [r3, #0]
 8006c70:	5cba      	ldrb	r2, [r7, r2]
 8006c72:	0712      	lsls	r2, r2, #28
 8006c74:	d438      	bmi.n	8006ce8 <__ssvfiscanf_r+0x274>
 8006c76:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	dc47      	bgt.n	8006d0c <__ssvfiscanf_r+0x298>
 8006c7c:	466b      	mov	r3, sp
 8006c7e:	4622      	mov	r2, r4
 8006c80:	a941      	add	r1, sp, #260	@ 0x104
 8006c82:	4630      	mov	r0, r6
 8006c84:	f000 fb3a 	bl	80072fc <_scanf_chars>
 8006c88:	2801      	cmp	r0, #1
 8006c8a:	d064      	beq.n	8006d56 <__ssvfiscanf_r+0x2e2>
 8006c8c:	2802      	cmp	r0, #2
 8006c8e:	f47f af19 	bne.w	8006ac4 <__ssvfiscanf_r+0x50>
 8006c92:	e7c9      	b.n	8006c28 <__ssvfiscanf_r+0x1b4>
 8006c94:	220a      	movs	r2, #10
 8006c96:	e7d7      	b.n	8006c48 <__ssvfiscanf_r+0x1d4>
 8006c98:	4629      	mov	r1, r5
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	f000 fd8a 	bl	80077b4 <__sccl>
 8006ca0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ca6:	9341      	str	r3, [sp, #260]	@ 0x104
 8006ca8:	4605      	mov	r5, r0
 8006caa:	2301      	movs	r3, #1
 8006cac:	e7d7      	b.n	8006c5e <__ssvfiscanf_r+0x1ea>
 8006cae:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cb4:	9341      	str	r3, [sp, #260]	@ 0x104
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	e7d1      	b.n	8006c5e <__ssvfiscanf_r+0x1ea>
 8006cba:	2302      	movs	r3, #2
 8006cbc:	e7cf      	b.n	8006c5e <__ssvfiscanf_r+0x1ea>
 8006cbe:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006cc0:	06c3      	lsls	r3, r0, #27
 8006cc2:	f53f aeff 	bmi.w	8006ac4 <__ssvfiscanf_r+0x50>
 8006cc6:	9b00      	ldr	r3, [sp, #0]
 8006cc8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006cca:	1d19      	adds	r1, r3, #4
 8006ccc:	9100      	str	r1, [sp, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	07c0      	lsls	r0, r0, #31
 8006cd2:	bf4c      	ite	mi
 8006cd4:	801a      	strhmi	r2, [r3, #0]
 8006cd6:	601a      	strpl	r2, [r3, #0]
 8006cd8:	e6f4      	b.n	8006ac4 <__ssvfiscanf_r+0x50>
 8006cda:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4798      	blx	r3
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d0bf      	beq.n	8006c66 <__ssvfiscanf_r+0x1f2>
 8006ce6:	e79f      	b.n	8006c28 <__ssvfiscanf_r+0x1b4>
 8006ce8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006cea:	3201      	adds	r2, #1
 8006cec:	9245      	str	r2, [sp, #276]	@ 0x114
 8006cee:	6862      	ldr	r2, [r4, #4]
 8006cf0:	3a01      	subs	r2, #1
 8006cf2:	2a00      	cmp	r2, #0
 8006cf4:	6062      	str	r2, [r4, #4]
 8006cf6:	dd02      	ble.n	8006cfe <__ssvfiscanf_r+0x28a>
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	6023      	str	r3, [r4, #0]
 8006cfc:	e7b6      	b.n	8006c6c <__ssvfiscanf_r+0x1f8>
 8006cfe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006d00:	4621      	mov	r1, r4
 8006d02:	4630      	mov	r0, r6
 8006d04:	4798      	blx	r3
 8006d06:	2800      	cmp	r0, #0
 8006d08:	d0b0      	beq.n	8006c6c <__ssvfiscanf_r+0x1f8>
 8006d0a:	e78d      	b.n	8006c28 <__ssvfiscanf_r+0x1b4>
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	dc0f      	bgt.n	8006d30 <__ssvfiscanf_r+0x2bc>
 8006d10:	466b      	mov	r3, sp
 8006d12:	4622      	mov	r2, r4
 8006d14:	a941      	add	r1, sp, #260	@ 0x104
 8006d16:	4630      	mov	r0, r6
 8006d18:	f000 fb4a 	bl	80073b0 <_scanf_i>
 8006d1c:	e7b4      	b.n	8006c88 <__ssvfiscanf_r+0x214>
 8006d1e:	bf00      	nop
 8006d20:	080069c1 	.word	0x080069c1
 8006d24:	08006a3b 	.word	0x08006a3b
 8006d28:	08007e89 	.word	0x08007e89
 8006d2c:	08007f8f 	.word	0x08007f8f
 8006d30:	4b0a      	ldr	r3, [pc, #40]	@ (8006d5c <__ssvfiscanf_r+0x2e8>)
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f43f aec6 	beq.w	8006ac4 <__ssvfiscanf_r+0x50>
 8006d38:	466b      	mov	r3, sp
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	a941      	add	r1, sp, #260	@ 0x104
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f3af 8000 	nop.w
 8006d44:	e7a0      	b.n	8006c88 <__ssvfiscanf_r+0x214>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	065b      	lsls	r3, r3, #25
 8006d4a:	f53f af71 	bmi.w	8006c30 <__ssvfiscanf_r+0x1bc>
 8006d4e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d56:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006d58:	e7f9      	b.n	8006d4e <__ssvfiscanf_r+0x2da>
 8006d5a:	bf00      	nop
 8006d5c:	00000000 	.word	0x00000000

08006d60 <__sfputc_r>:
 8006d60:	6893      	ldr	r3, [r2, #8]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	b410      	push	{r4}
 8006d68:	6093      	str	r3, [r2, #8]
 8006d6a:	da08      	bge.n	8006d7e <__sfputc_r+0x1e>
 8006d6c:	6994      	ldr	r4, [r2, #24]
 8006d6e:	42a3      	cmp	r3, r4
 8006d70:	db01      	blt.n	8006d76 <__sfputc_r+0x16>
 8006d72:	290a      	cmp	r1, #10
 8006d74:	d103      	bne.n	8006d7e <__sfputc_r+0x1e>
 8006d76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d7a:	f7ff ba7a 	b.w	8006272 <__swbuf_r>
 8006d7e:	6813      	ldr	r3, [r2, #0]
 8006d80:	1c58      	adds	r0, r3, #1
 8006d82:	6010      	str	r0, [r2, #0]
 8006d84:	7019      	strb	r1, [r3, #0]
 8006d86:	4608      	mov	r0, r1
 8006d88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <__sfputs_r>:
 8006d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d90:	4606      	mov	r6, r0
 8006d92:	460f      	mov	r7, r1
 8006d94:	4614      	mov	r4, r2
 8006d96:	18d5      	adds	r5, r2, r3
 8006d98:	42ac      	cmp	r4, r5
 8006d9a:	d101      	bne.n	8006da0 <__sfputs_r+0x12>
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	e007      	b.n	8006db0 <__sfputs_r+0x22>
 8006da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006da4:	463a      	mov	r2, r7
 8006da6:	4630      	mov	r0, r6
 8006da8:	f7ff ffda 	bl	8006d60 <__sfputc_r>
 8006dac:	1c43      	adds	r3, r0, #1
 8006dae:	d1f3      	bne.n	8006d98 <__sfputs_r+0xa>
 8006db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006db4 <_vfiprintf_r>:
 8006db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db8:	460d      	mov	r5, r1
 8006dba:	b09d      	sub	sp, #116	@ 0x74
 8006dbc:	4614      	mov	r4, r2
 8006dbe:	4698      	mov	r8, r3
 8006dc0:	4606      	mov	r6, r0
 8006dc2:	b118      	cbz	r0, 8006dcc <_vfiprintf_r+0x18>
 8006dc4:	6a03      	ldr	r3, [r0, #32]
 8006dc6:	b90b      	cbnz	r3, 8006dcc <_vfiprintf_r+0x18>
 8006dc8:	f7ff f906 	bl	8005fd8 <__sinit>
 8006dcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006dce:	07d9      	lsls	r1, r3, #31
 8006dd0:	d405      	bmi.n	8006dde <_vfiprintf_r+0x2a>
 8006dd2:	89ab      	ldrh	r3, [r5, #12]
 8006dd4:	059a      	lsls	r2, r3, #22
 8006dd6:	d402      	bmi.n	8006dde <_vfiprintf_r+0x2a>
 8006dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dda:	f7ff fb9e 	bl	800651a <__retarget_lock_acquire_recursive>
 8006dde:	89ab      	ldrh	r3, [r5, #12]
 8006de0:	071b      	lsls	r3, r3, #28
 8006de2:	d501      	bpl.n	8006de8 <_vfiprintf_r+0x34>
 8006de4:	692b      	ldr	r3, [r5, #16]
 8006de6:	b99b      	cbnz	r3, 8006e10 <_vfiprintf_r+0x5c>
 8006de8:	4629      	mov	r1, r5
 8006dea:	4630      	mov	r0, r6
 8006dec:	f7ff fa80 	bl	80062f0 <__swsetup_r>
 8006df0:	b170      	cbz	r0, 8006e10 <_vfiprintf_r+0x5c>
 8006df2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006df4:	07dc      	lsls	r4, r3, #31
 8006df6:	d504      	bpl.n	8006e02 <_vfiprintf_r+0x4e>
 8006df8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfc:	b01d      	add	sp, #116	@ 0x74
 8006dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e02:	89ab      	ldrh	r3, [r5, #12]
 8006e04:	0598      	lsls	r0, r3, #22
 8006e06:	d4f7      	bmi.n	8006df8 <_vfiprintf_r+0x44>
 8006e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e0a:	f7ff fb87 	bl	800651c <__retarget_lock_release_recursive>
 8006e0e:	e7f3      	b.n	8006df8 <_vfiprintf_r+0x44>
 8006e10:	2300      	movs	r3, #0
 8006e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e14:	2320      	movs	r3, #32
 8006e16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e1e:	2330      	movs	r3, #48	@ 0x30
 8006e20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006fd0 <_vfiprintf_r+0x21c>
 8006e24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e28:	f04f 0901 	mov.w	r9, #1
 8006e2c:	4623      	mov	r3, r4
 8006e2e:	469a      	mov	sl, r3
 8006e30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e34:	b10a      	cbz	r2, 8006e3a <_vfiprintf_r+0x86>
 8006e36:	2a25      	cmp	r2, #37	@ 0x25
 8006e38:	d1f9      	bne.n	8006e2e <_vfiprintf_r+0x7a>
 8006e3a:	ebba 0b04 	subs.w	fp, sl, r4
 8006e3e:	d00b      	beq.n	8006e58 <_vfiprintf_r+0xa4>
 8006e40:	465b      	mov	r3, fp
 8006e42:	4622      	mov	r2, r4
 8006e44:	4629      	mov	r1, r5
 8006e46:	4630      	mov	r0, r6
 8006e48:	f7ff ffa1 	bl	8006d8e <__sfputs_r>
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	f000 80a7 	beq.w	8006fa0 <_vfiprintf_r+0x1ec>
 8006e52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e54:	445a      	add	r2, fp
 8006e56:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e58:	f89a 3000 	ldrb.w	r3, [sl]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 809f 	beq.w	8006fa0 <_vfiprintf_r+0x1ec>
 8006e62:	2300      	movs	r3, #0
 8006e64:	f04f 32ff 	mov.w	r2, #4294967295
 8006e68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e6c:	f10a 0a01 	add.w	sl, sl, #1
 8006e70:	9304      	str	r3, [sp, #16]
 8006e72:	9307      	str	r3, [sp, #28]
 8006e74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e78:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e7a:	4654      	mov	r4, sl
 8006e7c:	2205      	movs	r2, #5
 8006e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e82:	4853      	ldr	r0, [pc, #332]	@ (8006fd0 <_vfiprintf_r+0x21c>)
 8006e84:	f7f9 f9ac 	bl	80001e0 <memchr>
 8006e88:	9a04      	ldr	r2, [sp, #16]
 8006e8a:	b9d8      	cbnz	r0, 8006ec4 <_vfiprintf_r+0x110>
 8006e8c:	06d1      	lsls	r1, r2, #27
 8006e8e:	bf44      	itt	mi
 8006e90:	2320      	movmi	r3, #32
 8006e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e96:	0713      	lsls	r3, r2, #28
 8006e98:	bf44      	itt	mi
 8006e9a:	232b      	movmi	r3, #43	@ 0x2b
 8006e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ea4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ea6:	d015      	beq.n	8006ed4 <_vfiprintf_r+0x120>
 8006ea8:	9a07      	ldr	r2, [sp, #28]
 8006eaa:	4654      	mov	r4, sl
 8006eac:	2000      	movs	r0, #0
 8006eae:	f04f 0c0a 	mov.w	ip, #10
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006eb8:	3b30      	subs	r3, #48	@ 0x30
 8006eba:	2b09      	cmp	r3, #9
 8006ebc:	d94b      	bls.n	8006f56 <_vfiprintf_r+0x1a2>
 8006ebe:	b1b0      	cbz	r0, 8006eee <_vfiprintf_r+0x13a>
 8006ec0:	9207      	str	r2, [sp, #28]
 8006ec2:	e014      	b.n	8006eee <_vfiprintf_r+0x13a>
 8006ec4:	eba0 0308 	sub.w	r3, r0, r8
 8006ec8:	fa09 f303 	lsl.w	r3, r9, r3
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	9304      	str	r3, [sp, #16]
 8006ed0:	46a2      	mov	sl, r4
 8006ed2:	e7d2      	b.n	8006e7a <_vfiprintf_r+0xc6>
 8006ed4:	9b03      	ldr	r3, [sp, #12]
 8006ed6:	1d19      	adds	r1, r3, #4
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	9103      	str	r1, [sp, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	bfbb      	ittet	lt
 8006ee0:	425b      	neglt	r3, r3
 8006ee2:	f042 0202 	orrlt.w	r2, r2, #2
 8006ee6:	9307      	strge	r3, [sp, #28]
 8006ee8:	9307      	strlt	r3, [sp, #28]
 8006eea:	bfb8      	it	lt
 8006eec:	9204      	strlt	r2, [sp, #16]
 8006eee:	7823      	ldrb	r3, [r4, #0]
 8006ef0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ef2:	d10a      	bne.n	8006f0a <_vfiprintf_r+0x156>
 8006ef4:	7863      	ldrb	r3, [r4, #1]
 8006ef6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ef8:	d132      	bne.n	8006f60 <_vfiprintf_r+0x1ac>
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	1d1a      	adds	r2, r3, #4
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	9203      	str	r2, [sp, #12]
 8006f02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f06:	3402      	adds	r4, #2
 8006f08:	9305      	str	r3, [sp, #20]
 8006f0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006fe0 <_vfiprintf_r+0x22c>
 8006f0e:	7821      	ldrb	r1, [r4, #0]
 8006f10:	2203      	movs	r2, #3
 8006f12:	4650      	mov	r0, sl
 8006f14:	f7f9 f964 	bl	80001e0 <memchr>
 8006f18:	b138      	cbz	r0, 8006f2a <_vfiprintf_r+0x176>
 8006f1a:	9b04      	ldr	r3, [sp, #16]
 8006f1c:	eba0 000a 	sub.w	r0, r0, sl
 8006f20:	2240      	movs	r2, #64	@ 0x40
 8006f22:	4082      	lsls	r2, r0
 8006f24:	4313      	orrs	r3, r2
 8006f26:	3401      	adds	r4, #1
 8006f28:	9304      	str	r3, [sp, #16]
 8006f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f2e:	4829      	ldr	r0, [pc, #164]	@ (8006fd4 <_vfiprintf_r+0x220>)
 8006f30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f34:	2206      	movs	r2, #6
 8006f36:	f7f9 f953 	bl	80001e0 <memchr>
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d03f      	beq.n	8006fbe <_vfiprintf_r+0x20a>
 8006f3e:	4b26      	ldr	r3, [pc, #152]	@ (8006fd8 <_vfiprintf_r+0x224>)
 8006f40:	bb1b      	cbnz	r3, 8006f8a <_vfiprintf_r+0x1d6>
 8006f42:	9b03      	ldr	r3, [sp, #12]
 8006f44:	3307      	adds	r3, #7
 8006f46:	f023 0307 	bic.w	r3, r3, #7
 8006f4a:	3308      	adds	r3, #8
 8006f4c:	9303      	str	r3, [sp, #12]
 8006f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f50:	443b      	add	r3, r7
 8006f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f54:	e76a      	b.n	8006e2c <_vfiprintf_r+0x78>
 8006f56:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	2001      	movs	r0, #1
 8006f5e:	e7a8      	b.n	8006eb2 <_vfiprintf_r+0xfe>
 8006f60:	2300      	movs	r3, #0
 8006f62:	3401      	adds	r4, #1
 8006f64:	9305      	str	r3, [sp, #20]
 8006f66:	4619      	mov	r1, r3
 8006f68:	f04f 0c0a 	mov.w	ip, #10
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f72:	3a30      	subs	r2, #48	@ 0x30
 8006f74:	2a09      	cmp	r2, #9
 8006f76:	d903      	bls.n	8006f80 <_vfiprintf_r+0x1cc>
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d0c6      	beq.n	8006f0a <_vfiprintf_r+0x156>
 8006f7c:	9105      	str	r1, [sp, #20]
 8006f7e:	e7c4      	b.n	8006f0a <_vfiprintf_r+0x156>
 8006f80:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f84:	4604      	mov	r4, r0
 8006f86:	2301      	movs	r3, #1
 8006f88:	e7f0      	b.n	8006f6c <_vfiprintf_r+0x1b8>
 8006f8a:	ab03      	add	r3, sp, #12
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	462a      	mov	r2, r5
 8006f90:	4b12      	ldr	r3, [pc, #72]	@ (8006fdc <_vfiprintf_r+0x228>)
 8006f92:	a904      	add	r1, sp, #16
 8006f94:	4630      	mov	r0, r6
 8006f96:	f3af 8000 	nop.w
 8006f9a:	4607      	mov	r7, r0
 8006f9c:	1c78      	adds	r0, r7, #1
 8006f9e:	d1d6      	bne.n	8006f4e <_vfiprintf_r+0x19a>
 8006fa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fa2:	07d9      	lsls	r1, r3, #31
 8006fa4:	d405      	bmi.n	8006fb2 <_vfiprintf_r+0x1fe>
 8006fa6:	89ab      	ldrh	r3, [r5, #12]
 8006fa8:	059a      	lsls	r2, r3, #22
 8006faa:	d402      	bmi.n	8006fb2 <_vfiprintf_r+0x1fe>
 8006fac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fae:	f7ff fab5 	bl	800651c <__retarget_lock_release_recursive>
 8006fb2:	89ab      	ldrh	r3, [r5, #12]
 8006fb4:	065b      	lsls	r3, r3, #25
 8006fb6:	f53f af1f 	bmi.w	8006df8 <_vfiprintf_r+0x44>
 8006fba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006fbc:	e71e      	b.n	8006dfc <_vfiprintf_r+0x48>
 8006fbe:	ab03      	add	r3, sp, #12
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	462a      	mov	r2, r5
 8006fc4:	4b05      	ldr	r3, [pc, #20]	@ (8006fdc <_vfiprintf_r+0x228>)
 8006fc6:	a904      	add	r1, sp, #16
 8006fc8:	4630      	mov	r0, r6
 8006fca:	f000 f879 	bl	80070c0 <_printf_i>
 8006fce:	e7e4      	b.n	8006f9a <_vfiprintf_r+0x1e6>
 8006fd0:	08007f89 	.word	0x08007f89
 8006fd4:	08007f93 	.word	0x08007f93
 8006fd8:	00000000 	.word	0x00000000
 8006fdc:	08006d8f 	.word	0x08006d8f
 8006fe0:	08007f8f 	.word	0x08007f8f

08006fe4 <_printf_common>:
 8006fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe8:	4616      	mov	r6, r2
 8006fea:	4698      	mov	r8, r3
 8006fec:	688a      	ldr	r2, [r1, #8]
 8006fee:	690b      	ldr	r3, [r1, #16]
 8006ff0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	bfb8      	it	lt
 8006ff8:	4613      	movlt	r3, r2
 8006ffa:	6033      	str	r3, [r6, #0]
 8006ffc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007000:	4607      	mov	r7, r0
 8007002:	460c      	mov	r4, r1
 8007004:	b10a      	cbz	r2, 800700a <_printf_common+0x26>
 8007006:	3301      	adds	r3, #1
 8007008:	6033      	str	r3, [r6, #0]
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	0699      	lsls	r1, r3, #26
 800700e:	bf42      	ittt	mi
 8007010:	6833      	ldrmi	r3, [r6, #0]
 8007012:	3302      	addmi	r3, #2
 8007014:	6033      	strmi	r3, [r6, #0]
 8007016:	6825      	ldr	r5, [r4, #0]
 8007018:	f015 0506 	ands.w	r5, r5, #6
 800701c:	d106      	bne.n	800702c <_printf_common+0x48>
 800701e:	f104 0a19 	add.w	sl, r4, #25
 8007022:	68e3      	ldr	r3, [r4, #12]
 8007024:	6832      	ldr	r2, [r6, #0]
 8007026:	1a9b      	subs	r3, r3, r2
 8007028:	42ab      	cmp	r3, r5
 800702a:	dc26      	bgt.n	800707a <_printf_common+0x96>
 800702c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007030:	6822      	ldr	r2, [r4, #0]
 8007032:	3b00      	subs	r3, #0
 8007034:	bf18      	it	ne
 8007036:	2301      	movne	r3, #1
 8007038:	0692      	lsls	r2, r2, #26
 800703a:	d42b      	bmi.n	8007094 <_printf_common+0xb0>
 800703c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007040:	4641      	mov	r1, r8
 8007042:	4638      	mov	r0, r7
 8007044:	47c8      	blx	r9
 8007046:	3001      	adds	r0, #1
 8007048:	d01e      	beq.n	8007088 <_printf_common+0xa4>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	6922      	ldr	r2, [r4, #16]
 800704e:	f003 0306 	and.w	r3, r3, #6
 8007052:	2b04      	cmp	r3, #4
 8007054:	bf02      	ittt	eq
 8007056:	68e5      	ldreq	r5, [r4, #12]
 8007058:	6833      	ldreq	r3, [r6, #0]
 800705a:	1aed      	subeq	r5, r5, r3
 800705c:	68a3      	ldr	r3, [r4, #8]
 800705e:	bf0c      	ite	eq
 8007060:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007064:	2500      	movne	r5, #0
 8007066:	4293      	cmp	r3, r2
 8007068:	bfc4      	itt	gt
 800706a:	1a9b      	subgt	r3, r3, r2
 800706c:	18ed      	addgt	r5, r5, r3
 800706e:	2600      	movs	r6, #0
 8007070:	341a      	adds	r4, #26
 8007072:	42b5      	cmp	r5, r6
 8007074:	d11a      	bne.n	80070ac <_printf_common+0xc8>
 8007076:	2000      	movs	r0, #0
 8007078:	e008      	b.n	800708c <_printf_common+0xa8>
 800707a:	2301      	movs	r3, #1
 800707c:	4652      	mov	r2, sl
 800707e:	4641      	mov	r1, r8
 8007080:	4638      	mov	r0, r7
 8007082:	47c8      	blx	r9
 8007084:	3001      	adds	r0, #1
 8007086:	d103      	bne.n	8007090 <_printf_common+0xac>
 8007088:	f04f 30ff 	mov.w	r0, #4294967295
 800708c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007090:	3501      	adds	r5, #1
 8007092:	e7c6      	b.n	8007022 <_printf_common+0x3e>
 8007094:	18e1      	adds	r1, r4, r3
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	2030      	movs	r0, #48	@ 0x30
 800709a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800709e:	4422      	add	r2, r4
 80070a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070a8:	3302      	adds	r3, #2
 80070aa:	e7c7      	b.n	800703c <_printf_common+0x58>
 80070ac:	2301      	movs	r3, #1
 80070ae:	4622      	mov	r2, r4
 80070b0:	4641      	mov	r1, r8
 80070b2:	4638      	mov	r0, r7
 80070b4:	47c8      	blx	r9
 80070b6:	3001      	adds	r0, #1
 80070b8:	d0e6      	beq.n	8007088 <_printf_common+0xa4>
 80070ba:	3601      	adds	r6, #1
 80070bc:	e7d9      	b.n	8007072 <_printf_common+0x8e>
	...

080070c0 <_printf_i>:
 80070c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070c4:	7e0f      	ldrb	r7, [r1, #24]
 80070c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80070c8:	2f78      	cmp	r7, #120	@ 0x78
 80070ca:	4691      	mov	r9, r2
 80070cc:	4680      	mov	r8, r0
 80070ce:	460c      	mov	r4, r1
 80070d0:	469a      	mov	sl, r3
 80070d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80070d6:	d807      	bhi.n	80070e8 <_printf_i+0x28>
 80070d8:	2f62      	cmp	r7, #98	@ 0x62
 80070da:	d80a      	bhi.n	80070f2 <_printf_i+0x32>
 80070dc:	2f00      	cmp	r7, #0
 80070de:	f000 80d1 	beq.w	8007284 <_printf_i+0x1c4>
 80070e2:	2f58      	cmp	r7, #88	@ 0x58
 80070e4:	f000 80b8 	beq.w	8007258 <_printf_i+0x198>
 80070e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070f0:	e03a      	b.n	8007168 <_printf_i+0xa8>
 80070f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070f6:	2b15      	cmp	r3, #21
 80070f8:	d8f6      	bhi.n	80070e8 <_printf_i+0x28>
 80070fa:	a101      	add	r1, pc, #4	@ (adr r1, 8007100 <_printf_i+0x40>)
 80070fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007100:	08007159 	.word	0x08007159
 8007104:	0800716d 	.word	0x0800716d
 8007108:	080070e9 	.word	0x080070e9
 800710c:	080070e9 	.word	0x080070e9
 8007110:	080070e9 	.word	0x080070e9
 8007114:	080070e9 	.word	0x080070e9
 8007118:	0800716d 	.word	0x0800716d
 800711c:	080070e9 	.word	0x080070e9
 8007120:	080070e9 	.word	0x080070e9
 8007124:	080070e9 	.word	0x080070e9
 8007128:	080070e9 	.word	0x080070e9
 800712c:	0800726b 	.word	0x0800726b
 8007130:	08007197 	.word	0x08007197
 8007134:	08007225 	.word	0x08007225
 8007138:	080070e9 	.word	0x080070e9
 800713c:	080070e9 	.word	0x080070e9
 8007140:	0800728d 	.word	0x0800728d
 8007144:	080070e9 	.word	0x080070e9
 8007148:	08007197 	.word	0x08007197
 800714c:	080070e9 	.word	0x080070e9
 8007150:	080070e9 	.word	0x080070e9
 8007154:	0800722d 	.word	0x0800722d
 8007158:	6833      	ldr	r3, [r6, #0]
 800715a:	1d1a      	adds	r2, r3, #4
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6032      	str	r2, [r6, #0]
 8007160:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007164:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007168:	2301      	movs	r3, #1
 800716a:	e09c      	b.n	80072a6 <_printf_i+0x1e6>
 800716c:	6833      	ldr	r3, [r6, #0]
 800716e:	6820      	ldr	r0, [r4, #0]
 8007170:	1d19      	adds	r1, r3, #4
 8007172:	6031      	str	r1, [r6, #0]
 8007174:	0606      	lsls	r6, r0, #24
 8007176:	d501      	bpl.n	800717c <_printf_i+0xbc>
 8007178:	681d      	ldr	r5, [r3, #0]
 800717a:	e003      	b.n	8007184 <_printf_i+0xc4>
 800717c:	0645      	lsls	r5, r0, #25
 800717e:	d5fb      	bpl.n	8007178 <_printf_i+0xb8>
 8007180:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007184:	2d00      	cmp	r5, #0
 8007186:	da03      	bge.n	8007190 <_printf_i+0xd0>
 8007188:	232d      	movs	r3, #45	@ 0x2d
 800718a:	426d      	negs	r5, r5
 800718c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007190:	4858      	ldr	r0, [pc, #352]	@ (80072f4 <_printf_i+0x234>)
 8007192:	230a      	movs	r3, #10
 8007194:	e011      	b.n	80071ba <_printf_i+0xfa>
 8007196:	6821      	ldr	r1, [r4, #0]
 8007198:	6833      	ldr	r3, [r6, #0]
 800719a:	0608      	lsls	r0, r1, #24
 800719c:	f853 5b04 	ldr.w	r5, [r3], #4
 80071a0:	d402      	bmi.n	80071a8 <_printf_i+0xe8>
 80071a2:	0649      	lsls	r1, r1, #25
 80071a4:	bf48      	it	mi
 80071a6:	b2ad      	uxthmi	r5, r5
 80071a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80071aa:	4852      	ldr	r0, [pc, #328]	@ (80072f4 <_printf_i+0x234>)
 80071ac:	6033      	str	r3, [r6, #0]
 80071ae:	bf14      	ite	ne
 80071b0:	230a      	movne	r3, #10
 80071b2:	2308      	moveq	r3, #8
 80071b4:	2100      	movs	r1, #0
 80071b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071ba:	6866      	ldr	r6, [r4, #4]
 80071bc:	60a6      	str	r6, [r4, #8]
 80071be:	2e00      	cmp	r6, #0
 80071c0:	db05      	blt.n	80071ce <_printf_i+0x10e>
 80071c2:	6821      	ldr	r1, [r4, #0]
 80071c4:	432e      	orrs	r6, r5
 80071c6:	f021 0104 	bic.w	r1, r1, #4
 80071ca:	6021      	str	r1, [r4, #0]
 80071cc:	d04b      	beq.n	8007266 <_printf_i+0x1a6>
 80071ce:	4616      	mov	r6, r2
 80071d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80071d4:	fb03 5711 	mls	r7, r3, r1, r5
 80071d8:	5dc7      	ldrb	r7, [r0, r7]
 80071da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071de:	462f      	mov	r7, r5
 80071e0:	42bb      	cmp	r3, r7
 80071e2:	460d      	mov	r5, r1
 80071e4:	d9f4      	bls.n	80071d0 <_printf_i+0x110>
 80071e6:	2b08      	cmp	r3, #8
 80071e8:	d10b      	bne.n	8007202 <_printf_i+0x142>
 80071ea:	6823      	ldr	r3, [r4, #0]
 80071ec:	07df      	lsls	r7, r3, #31
 80071ee:	d508      	bpl.n	8007202 <_printf_i+0x142>
 80071f0:	6923      	ldr	r3, [r4, #16]
 80071f2:	6861      	ldr	r1, [r4, #4]
 80071f4:	4299      	cmp	r1, r3
 80071f6:	bfde      	ittt	le
 80071f8:	2330      	movle	r3, #48	@ 0x30
 80071fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007202:	1b92      	subs	r2, r2, r6
 8007204:	6122      	str	r2, [r4, #16]
 8007206:	f8cd a000 	str.w	sl, [sp]
 800720a:	464b      	mov	r3, r9
 800720c:	aa03      	add	r2, sp, #12
 800720e:	4621      	mov	r1, r4
 8007210:	4640      	mov	r0, r8
 8007212:	f7ff fee7 	bl	8006fe4 <_printf_common>
 8007216:	3001      	adds	r0, #1
 8007218:	d14a      	bne.n	80072b0 <_printf_i+0x1f0>
 800721a:	f04f 30ff 	mov.w	r0, #4294967295
 800721e:	b004      	add	sp, #16
 8007220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	f043 0320 	orr.w	r3, r3, #32
 800722a:	6023      	str	r3, [r4, #0]
 800722c:	4832      	ldr	r0, [pc, #200]	@ (80072f8 <_printf_i+0x238>)
 800722e:	2778      	movs	r7, #120	@ 0x78
 8007230:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007234:	6823      	ldr	r3, [r4, #0]
 8007236:	6831      	ldr	r1, [r6, #0]
 8007238:	061f      	lsls	r7, r3, #24
 800723a:	f851 5b04 	ldr.w	r5, [r1], #4
 800723e:	d402      	bmi.n	8007246 <_printf_i+0x186>
 8007240:	065f      	lsls	r7, r3, #25
 8007242:	bf48      	it	mi
 8007244:	b2ad      	uxthmi	r5, r5
 8007246:	6031      	str	r1, [r6, #0]
 8007248:	07d9      	lsls	r1, r3, #31
 800724a:	bf44      	itt	mi
 800724c:	f043 0320 	orrmi.w	r3, r3, #32
 8007250:	6023      	strmi	r3, [r4, #0]
 8007252:	b11d      	cbz	r5, 800725c <_printf_i+0x19c>
 8007254:	2310      	movs	r3, #16
 8007256:	e7ad      	b.n	80071b4 <_printf_i+0xf4>
 8007258:	4826      	ldr	r0, [pc, #152]	@ (80072f4 <_printf_i+0x234>)
 800725a:	e7e9      	b.n	8007230 <_printf_i+0x170>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	f023 0320 	bic.w	r3, r3, #32
 8007262:	6023      	str	r3, [r4, #0]
 8007264:	e7f6      	b.n	8007254 <_printf_i+0x194>
 8007266:	4616      	mov	r6, r2
 8007268:	e7bd      	b.n	80071e6 <_printf_i+0x126>
 800726a:	6833      	ldr	r3, [r6, #0]
 800726c:	6825      	ldr	r5, [r4, #0]
 800726e:	6961      	ldr	r1, [r4, #20]
 8007270:	1d18      	adds	r0, r3, #4
 8007272:	6030      	str	r0, [r6, #0]
 8007274:	062e      	lsls	r6, r5, #24
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	d501      	bpl.n	800727e <_printf_i+0x1be>
 800727a:	6019      	str	r1, [r3, #0]
 800727c:	e002      	b.n	8007284 <_printf_i+0x1c4>
 800727e:	0668      	lsls	r0, r5, #25
 8007280:	d5fb      	bpl.n	800727a <_printf_i+0x1ba>
 8007282:	8019      	strh	r1, [r3, #0]
 8007284:	2300      	movs	r3, #0
 8007286:	6123      	str	r3, [r4, #16]
 8007288:	4616      	mov	r6, r2
 800728a:	e7bc      	b.n	8007206 <_printf_i+0x146>
 800728c:	6833      	ldr	r3, [r6, #0]
 800728e:	1d1a      	adds	r2, r3, #4
 8007290:	6032      	str	r2, [r6, #0]
 8007292:	681e      	ldr	r6, [r3, #0]
 8007294:	6862      	ldr	r2, [r4, #4]
 8007296:	2100      	movs	r1, #0
 8007298:	4630      	mov	r0, r6
 800729a:	f7f8 ffa1 	bl	80001e0 <memchr>
 800729e:	b108      	cbz	r0, 80072a4 <_printf_i+0x1e4>
 80072a0:	1b80      	subs	r0, r0, r6
 80072a2:	6060      	str	r0, [r4, #4]
 80072a4:	6863      	ldr	r3, [r4, #4]
 80072a6:	6123      	str	r3, [r4, #16]
 80072a8:	2300      	movs	r3, #0
 80072aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ae:	e7aa      	b.n	8007206 <_printf_i+0x146>
 80072b0:	6923      	ldr	r3, [r4, #16]
 80072b2:	4632      	mov	r2, r6
 80072b4:	4649      	mov	r1, r9
 80072b6:	4640      	mov	r0, r8
 80072b8:	47d0      	blx	sl
 80072ba:	3001      	adds	r0, #1
 80072bc:	d0ad      	beq.n	800721a <_printf_i+0x15a>
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	079b      	lsls	r3, r3, #30
 80072c2:	d413      	bmi.n	80072ec <_printf_i+0x22c>
 80072c4:	68e0      	ldr	r0, [r4, #12]
 80072c6:	9b03      	ldr	r3, [sp, #12]
 80072c8:	4298      	cmp	r0, r3
 80072ca:	bfb8      	it	lt
 80072cc:	4618      	movlt	r0, r3
 80072ce:	e7a6      	b.n	800721e <_printf_i+0x15e>
 80072d0:	2301      	movs	r3, #1
 80072d2:	4632      	mov	r2, r6
 80072d4:	4649      	mov	r1, r9
 80072d6:	4640      	mov	r0, r8
 80072d8:	47d0      	blx	sl
 80072da:	3001      	adds	r0, #1
 80072dc:	d09d      	beq.n	800721a <_printf_i+0x15a>
 80072de:	3501      	adds	r5, #1
 80072e0:	68e3      	ldr	r3, [r4, #12]
 80072e2:	9903      	ldr	r1, [sp, #12]
 80072e4:	1a5b      	subs	r3, r3, r1
 80072e6:	42ab      	cmp	r3, r5
 80072e8:	dcf2      	bgt.n	80072d0 <_printf_i+0x210>
 80072ea:	e7eb      	b.n	80072c4 <_printf_i+0x204>
 80072ec:	2500      	movs	r5, #0
 80072ee:	f104 0619 	add.w	r6, r4, #25
 80072f2:	e7f5      	b.n	80072e0 <_printf_i+0x220>
 80072f4:	08007f9a 	.word	0x08007f9a
 80072f8:	08007fab 	.word	0x08007fab

080072fc <_scanf_chars>:
 80072fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007300:	4615      	mov	r5, r2
 8007302:	688a      	ldr	r2, [r1, #8]
 8007304:	4680      	mov	r8, r0
 8007306:	460c      	mov	r4, r1
 8007308:	b932      	cbnz	r2, 8007318 <_scanf_chars+0x1c>
 800730a:	698a      	ldr	r2, [r1, #24]
 800730c:	2a00      	cmp	r2, #0
 800730e:	bf14      	ite	ne
 8007310:	f04f 32ff 	movne.w	r2, #4294967295
 8007314:	2201      	moveq	r2, #1
 8007316:	608a      	str	r2, [r1, #8]
 8007318:	6822      	ldr	r2, [r4, #0]
 800731a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80073ac <_scanf_chars+0xb0>
 800731e:	06d1      	lsls	r1, r2, #27
 8007320:	bf5f      	itttt	pl
 8007322:	681a      	ldrpl	r2, [r3, #0]
 8007324:	1d11      	addpl	r1, r2, #4
 8007326:	6019      	strpl	r1, [r3, #0]
 8007328:	6816      	ldrpl	r6, [r2, #0]
 800732a:	2700      	movs	r7, #0
 800732c:	69a0      	ldr	r0, [r4, #24]
 800732e:	b188      	cbz	r0, 8007354 <_scanf_chars+0x58>
 8007330:	2801      	cmp	r0, #1
 8007332:	d107      	bne.n	8007344 <_scanf_chars+0x48>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	781a      	ldrb	r2, [r3, #0]
 8007338:	6963      	ldr	r3, [r4, #20]
 800733a:	5c9b      	ldrb	r3, [r3, r2]
 800733c:	b953      	cbnz	r3, 8007354 <_scanf_chars+0x58>
 800733e:	2f00      	cmp	r7, #0
 8007340:	d031      	beq.n	80073a6 <_scanf_chars+0xaa>
 8007342:	e022      	b.n	800738a <_scanf_chars+0x8e>
 8007344:	2802      	cmp	r0, #2
 8007346:	d120      	bne.n	800738a <_scanf_chars+0x8e>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007350:	071b      	lsls	r3, r3, #28
 8007352:	d41a      	bmi.n	800738a <_scanf_chars+0x8e>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	06da      	lsls	r2, r3, #27
 8007358:	bf5e      	ittt	pl
 800735a:	682b      	ldrpl	r3, [r5, #0]
 800735c:	781b      	ldrbpl	r3, [r3, #0]
 800735e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007362:	682a      	ldr	r2, [r5, #0]
 8007364:	686b      	ldr	r3, [r5, #4]
 8007366:	3201      	adds	r2, #1
 8007368:	602a      	str	r2, [r5, #0]
 800736a:	68a2      	ldr	r2, [r4, #8]
 800736c:	3b01      	subs	r3, #1
 800736e:	3a01      	subs	r2, #1
 8007370:	606b      	str	r3, [r5, #4]
 8007372:	3701      	adds	r7, #1
 8007374:	60a2      	str	r2, [r4, #8]
 8007376:	b142      	cbz	r2, 800738a <_scanf_chars+0x8e>
 8007378:	2b00      	cmp	r3, #0
 800737a:	dcd7      	bgt.n	800732c <_scanf_chars+0x30>
 800737c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007380:	4629      	mov	r1, r5
 8007382:	4640      	mov	r0, r8
 8007384:	4798      	blx	r3
 8007386:	2800      	cmp	r0, #0
 8007388:	d0d0      	beq.n	800732c <_scanf_chars+0x30>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	f013 0310 	ands.w	r3, r3, #16
 8007390:	d105      	bne.n	800739e <_scanf_chars+0xa2>
 8007392:	68e2      	ldr	r2, [r4, #12]
 8007394:	3201      	adds	r2, #1
 8007396:	60e2      	str	r2, [r4, #12]
 8007398:	69a2      	ldr	r2, [r4, #24]
 800739a:	b102      	cbz	r2, 800739e <_scanf_chars+0xa2>
 800739c:	7033      	strb	r3, [r6, #0]
 800739e:	6923      	ldr	r3, [r4, #16]
 80073a0:	443b      	add	r3, r7
 80073a2:	6123      	str	r3, [r4, #16]
 80073a4:	2000      	movs	r0, #0
 80073a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073aa:	bf00      	nop
 80073ac:	08007e89 	.word	0x08007e89

080073b0 <_scanf_i>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	4698      	mov	r8, r3
 80073b6:	4b74      	ldr	r3, [pc, #464]	@ (8007588 <_scanf_i+0x1d8>)
 80073b8:	460c      	mov	r4, r1
 80073ba:	4682      	mov	sl, r0
 80073bc:	4616      	mov	r6, r2
 80073be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80073c2:	b087      	sub	sp, #28
 80073c4:	ab03      	add	r3, sp, #12
 80073c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80073ca:	4b70      	ldr	r3, [pc, #448]	@ (800758c <_scanf_i+0x1dc>)
 80073cc:	69a1      	ldr	r1, [r4, #24]
 80073ce:	4a70      	ldr	r2, [pc, #448]	@ (8007590 <_scanf_i+0x1e0>)
 80073d0:	2903      	cmp	r1, #3
 80073d2:	bf08      	it	eq
 80073d4:	461a      	moveq	r2, r3
 80073d6:	68a3      	ldr	r3, [r4, #8]
 80073d8:	9201      	str	r2, [sp, #4]
 80073da:	1e5a      	subs	r2, r3, #1
 80073dc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80073e0:	bf88      	it	hi
 80073e2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80073e6:	4627      	mov	r7, r4
 80073e8:	bf82      	ittt	hi
 80073ea:	eb03 0905 	addhi.w	r9, r3, r5
 80073ee:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073f2:	60a3      	strhi	r3, [r4, #8]
 80073f4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80073f8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80073fc:	bf98      	it	ls
 80073fe:	f04f 0900 	movls.w	r9, #0
 8007402:	6023      	str	r3, [r4, #0]
 8007404:	463d      	mov	r5, r7
 8007406:	f04f 0b00 	mov.w	fp, #0
 800740a:	6831      	ldr	r1, [r6, #0]
 800740c:	ab03      	add	r3, sp, #12
 800740e:	7809      	ldrb	r1, [r1, #0]
 8007410:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007414:	2202      	movs	r2, #2
 8007416:	f7f8 fee3 	bl	80001e0 <memchr>
 800741a:	b328      	cbz	r0, 8007468 <_scanf_i+0xb8>
 800741c:	f1bb 0f01 	cmp.w	fp, #1
 8007420:	d159      	bne.n	80074d6 <_scanf_i+0x126>
 8007422:	6862      	ldr	r2, [r4, #4]
 8007424:	b92a      	cbnz	r2, 8007432 <_scanf_i+0x82>
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	2108      	movs	r1, #8
 800742a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800742e:	6061      	str	r1, [r4, #4]
 8007430:	6022      	str	r2, [r4, #0]
 8007432:	6822      	ldr	r2, [r4, #0]
 8007434:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007438:	6022      	str	r2, [r4, #0]
 800743a:	68a2      	ldr	r2, [r4, #8]
 800743c:	1e51      	subs	r1, r2, #1
 800743e:	60a1      	str	r1, [r4, #8]
 8007440:	b192      	cbz	r2, 8007468 <_scanf_i+0xb8>
 8007442:	6832      	ldr	r2, [r6, #0]
 8007444:	1c51      	adds	r1, r2, #1
 8007446:	6031      	str	r1, [r6, #0]
 8007448:	7812      	ldrb	r2, [r2, #0]
 800744a:	f805 2b01 	strb.w	r2, [r5], #1
 800744e:	6872      	ldr	r2, [r6, #4]
 8007450:	3a01      	subs	r2, #1
 8007452:	2a00      	cmp	r2, #0
 8007454:	6072      	str	r2, [r6, #4]
 8007456:	dc07      	bgt.n	8007468 <_scanf_i+0xb8>
 8007458:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800745c:	4631      	mov	r1, r6
 800745e:	4650      	mov	r0, sl
 8007460:	4790      	blx	r2
 8007462:	2800      	cmp	r0, #0
 8007464:	f040 8085 	bne.w	8007572 <_scanf_i+0x1c2>
 8007468:	f10b 0b01 	add.w	fp, fp, #1
 800746c:	f1bb 0f03 	cmp.w	fp, #3
 8007470:	d1cb      	bne.n	800740a <_scanf_i+0x5a>
 8007472:	6863      	ldr	r3, [r4, #4]
 8007474:	b90b      	cbnz	r3, 800747a <_scanf_i+0xca>
 8007476:	230a      	movs	r3, #10
 8007478:	6063      	str	r3, [r4, #4]
 800747a:	6863      	ldr	r3, [r4, #4]
 800747c:	4945      	ldr	r1, [pc, #276]	@ (8007594 <_scanf_i+0x1e4>)
 800747e:	6960      	ldr	r0, [r4, #20]
 8007480:	1ac9      	subs	r1, r1, r3
 8007482:	f000 f997 	bl	80077b4 <__sccl>
 8007486:	f04f 0b00 	mov.w	fp, #0
 800748a:	68a3      	ldr	r3, [r4, #8]
 800748c:	6822      	ldr	r2, [r4, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d03d      	beq.n	800750e <_scanf_i+0x15e>
 8007492:	6831      	ldr	r1, [r6, #0]
 8007494:	6960      	ldr	r0, [r4, #20]
 8007496:	f891 c000 	ldrb.w	ip, [r1]
 800749a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800749e:	2800      	cmp	r0, #0
 80074a0:	d035      	beq.n	800750e <_scanf_i+0x15e>
 80074a2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80074a6:	d124      	bne.n	80074f2 <_scanf_i+0x142>
 80074a8:	0510      	lsls	r0, r2, #20
 80074aa:	d522      	bpl.n	80074f2 <_scanf_i+0x142>
 80074ac:	f10b 0b01 	add.w	fp, fp, #1
 80074b0:	f1b9 0f00 	cmp.w	r9, #0
 80074b4:	d003      	beq.n	80074be <_scanf_i+0x10e>
 80074b6:	3301      	adds	r3, #1
 80074b8:	f109 39ff 	add.w	r9, r9, #4294967295
 80074bc:	60a3      	str	r3, [r4, #8]
 80074be:	6873      	ldr	r3, [r6, #4]
 80074c0:	3b01      	subs	r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	6073      	str	r3, [r6, #4]
 80074c6:	dd1b      	ble.n	8007500 <_scanf_i+0x150>
 80074c8:	6833      	ldr	r3, [r6, #0]
 80074ca:	3301      	adds	r3, #1
 80074cc:	6033      	str	r3, [r6, #0]
 80074ce:	68a3      	ldr	r3, [r4, #8]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	60a3      	str	r3, [r4, #8]
 80074d4:	e7d9      	b.n	800748a <_scanf_i+0xda>
 80074d6:	f1bb 0f02 	cmp.w	fp, #2
 80074da:	d1ae      	bne.n	800743a <_scanf_i+0x8a>
 80074dc:	6822      	ldr	r2, [r4, #0]
 80074de:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80074e2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80074e6:	d1c4      	bne.n	8007472 <_scanf_i+0xc2>
 80074e8:	2110      	movs	r1, #16
 80074ea:	6061      	str	r1, [r4, #4]
 80074ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074f0:	e7a2      	b.n	8007438 <_scanf_i+0x88>
 80074f2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80074f6:	6022      	str	r2, [r4, #0]
 80074f8:	780b      	ldrb	r3, [r1, #0]
 80074fa:	f805 3b01 	strb.w	r3, [r5], #1
 80074fe:	e7de      	b.n	80074be <_scanf_i+0x10e>
 8007500:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007504:	4631      	mov	r1, r6
 8007506:	4650      	mov	r0, sl
 8007508:	4798      	blx	r3
 800750a:	2800      	cmp	r0, #0
 800750c:	d0df      	beq.n	80074ce <_scanf_i+0x11e>
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	05d9      	lsls	r1, r3, #23
 8007512:	d50d      	bpl.n	8007530 <_scanf_i+0x180>
 8007514:	42bd      	cmp	r5, r7
 8007516:	d909      	bls.n	800752c <_scanf_i+0x17c>
 8007518:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800751c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007520:	4632      	mov	r2, r6
 8007522:	4650      	mov	r0, sl
 8007524:	4798      	blx	r3
 8007526:	f105 39ff 	add.w	r9, r5, #4294967295
 800752a:	464d      	mov	r5, r9
 800752c:	42bd      	cmp	r5, r7
 800752e:	d028      	beq.n	8007582 <_scanf_i+0x1d2>
 8007530:	6822      	ldr	r2, [r4, #0]
 8007532:	f012 0210 	ands.w	r2, r2, #16
 8007536:	d113      	bne.n	8007560 <_scanf_i+0x1b0>
 8007538:	702a      	strb	r2, [r5, #0]
 800753a:	6863      	ldr	r3, [r4, #4]
 800753c:	9e01      	ldr	r6, [sp, #4]
 800753e:	4639      	mov	r1, r7
 8007540:	4650      	mov	r0, sl
 8007542:	47b0      	blx	r6
 8007544:	f8d8 3000 	ldr.w	r3, [r8]
 8007548:	6821      	ldr	r1, [r4, #0]
 800754a:	1d1a      	adds	r2, r3, #4
 800754c:	f8c8 2000 	str.w	r2, [r8]
 8007550:	f011 0f20 	tst.w	r1, #32
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	d00f      	beq.n	8007578 <_scanf_i+0x1c8>
 8007558:	6018      	str	r0, [r3, #0]
 800755a:	68e3      	ldr	r3, [r4, #12]
 800755c:	3301      	adds	r3, #1
 800755e:	60e3      	str	r3, [r4, #12]
 8007560:	6923      	ldr	r3, [r4, #16]
 8007562:	1bed      	subs	r5, r5, r7
 8007564:	445d      	add	r5, fp
 8007566:	442b      	add	r3, r5
 8007568:	6123      	str	r3, [r4, #16]
 800756a:	2000      	movs	r0, #0
 800756c:	b007      	add	sp, #28
 800756e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007572:	f04f 0b00 	mov.w	fp, #0
 8007576:	e7ca      	b.n	800750e <_scanf_i+0x15e>
 8007578:	07ca      	lsls	r2, r1, #31
 800757a:	bf4c      	ite	mi
 800757c:	8018      	strhmi	r0, [r3, #0]
 800757e:	6018      	strpl	r0, [r3, #0]
 8007580:	e7eb      	b.n	800755a <_scanf_i+0x1aa>
 8007582:	2001      	movs	r0, #1
 8007584:	e7f2      	b.n	800756c <_scanf_i+0x1bc>
 8007586:	bf00      	nop
 8007588:	08007e34 	.word	0x08007e34
 800758c:	08007aa1 	.word	0x08007aa1
 8007590:	08007b81 	.word	0x08007b81
 8007594:	08007fcc 	.word	0x08007fcc

08007598 <__sflush_r>:
 8007598:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800759c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075a0:	0716      	lsls	r6, r2, #28
 80075a2:	4605      	mov	r5, r0
 80075a4:	460c      	mov	r4, r1
 80075a6:	d454      	bmi.n	8007652 <__sflush_r+0xba>
 80075a8:	684b      	ldr	r3, [r1, #4]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	dc02      	bgt.n	80075b4 <__sflush_r+0x1c>
 80075ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	dd48      	ble.n	8007646 <__sflush_r+0xae>
 80075b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075b6:	2e00      	cmp	r6, #0
 80075b8:	d045      	beq.n	8007646 <__sflush_r+0xae>
 80075ba:	2300      	movs	r3, #0
 80075bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80075c0:	682f      	ldr	r7, [r5, #0]
 80075c2:	6a21      	ldr	r1, [r4, #32]
 80075c4:	602b      	str	r3, [r5, #0]
 80075c6:	d030      	beq.n	800762a <__sflush_r+0x92>
 80075c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	0759      	lsls	r1, r3, #29
 80075ce:	d505      	bpl.n	80075dc <__sflush_r+0x44>
 80075d0:	6863      	ldr	r3, [r4, #4]
 80075d2:	1ad2      	subs	r2, r2, r3
 80075d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075d6:	b10b      	cbz	r3, 80075dc <__sflush_r+0x44>
 80075d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075da:	1ad2      	subs	r2, r2, r3
 80075dc:	2300      	movs	r3, #0
 80075de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075e0:	6a21      	ldr	r1, [r4, #32]
 80075e2:	4628      	mov	r0, r5
 80075e4:	47b0      	blx	r6
 80075e6:	1c43      	adds	r3, r0, #1
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	d106      	bne.n	80075fa <__sflush_r+0x62>
 80075ec:	6829      	ldr	r1, [r5, #0]
 80075ee:	291d      	cmp	r1, #29
 80075f0:	d82b      	bhi.n	800764a <__sflush_r+0xb2>
 80075f2:	4a2a      	ldr	r2, [pc, #168]	@ (800769c <__sflush_r+0x104>)
 80075f4:	40ca      	lsrs	r2, r1
 80075f6:	07d6      	lsls	r6, r2, #31
 80075f8:	d527      	bpl.n	800764a <__sflush_r+0xb2>
 80075fa:	2200      	movs	r2, #0
 80075fc:	6062      	str	r2, [r4, #4]
 80075fe:	04d9      	lsls	r1, r3, #19
 8007600:	6922      	ldr	r2, [r4, #16]
 8007602:	6022      	str	r2, [r4, #0]
 8007604:	d504      	bpl.n	8007610 <__sflush_r+0x78>
 8007606:	1c42      	adds	r2, r0, #1
 8007608:	d101      	bne.n	800760e <__sflush_r+0x76>
 800760a:	682b      	ldr	r3, [r5, #0]
 800760c:	b903      	cbnz	r3, 8007610 <__sflush_r+0x78>
 800760e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007610:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007612:	602f      	str	r7, [r5, #0]
 8007614:	b1b9      	cbz	r1, 8007646 <__sflush_r+0xae>
 8007616:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800761a:	4299      	cmp	r1, r3
 800761c:	d002      	beq.n	8007624 <__sflush_r+0x8c>
 800761e:	4628      	mov	r0, r5
 8007620:	f7fe ff7e 	bl	8006520 <_free_r>
 8007624:	2300      	movs	r3, #0
 8007626:	6363      	str	r3, [r4, #52]	@ 0x34
 8007628:	e00d      	b.n	8007646 <__sflush_r+0xae>
 800762a:	2301      	movs	r3, #1
 800762c:	4628      	mov	r0, r5
 800762e:	47b0      	blx	r6
 8007630:	4602      	mov	r2, r0
 8007632:	1c50      	adds	r0, r2, #1
 8007634:	d1c9      	bne.n	80075ca <__sflush_r+0x32>
 8007636:	682b      	ldr	r3, [r5, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d0c6      	beq.n	80075ca <__sflush_r+0x32>
 800763c:	2b1d      	cmp	r3, #29
 800763e:	d001      	beq.n	8007644 <__sflush_r+0xac>
 8007640:	2b16      	cmp	r3, #22
 8007642:	d11e      	bne.n	8007682 <__sflush_r+0xea>
 8007644:	602f      	str	r7, [r5, #0]
 8007646:	2000      	movs	r0, #0
 8007648:	e022      	b.n	8007690 <__sflush_r+0xf8>
 800764a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764e:	b21b      	sxth	r3, r3
 8007650:	e01b      	b.n	800768a <__sflush_r+0xf2>
 8007652:	690f      	ldr	r7, [r1, #16]
 8007654:	2f00      	cmp	r7, #0
 8007656:	d0f6      	beq.n	8007646 <__sflush_r+0xae>
 8007658:	0793      	lsls	r3, r2, #30
 800765a:	680e      	ldr	r6, [r1, #0]
 800765c:	bf08      	it	eq
 800765e:	694b      	ldreq	r3, [r1, #20]
 8007660:	600f      	str	r7, [r1, #0]
 8007662:	bf18      	it	ne
 8007664:	2300      	movne	r3, #0
 8007666:	eba6 0807 	sub.w	r8, r6, r7
 800766a:	608b      	str	r3, [r1, #8]
 800766c:	f1b8 0f00 	cmp.w	r8, #0
 8007670:	dde9      	ble.n	8007646 <__sflush_r+0xae>
 8007672:	6a21      	ldr	r1, [r4, #32]
 8007674:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007676:	4643      	mov	r3, r8
 8007678:	463a      	mov	r2, r7
 800767a:	4628      	mov	r0, r5
 800767c:	47b0      	blx	r6
 800767e:	2800      	cmp	r0, #0
 8007680:	dc08      	bgt.n	8007694 <__sflush_r+0xfc>
 8007682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800768a:	81a3      	strh	r3, [r4, #12]
 800768c:	f04f 30ff 	mov.w	r0, #4294967295
 8007690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007694:	4407      	add	r7, r0
 8007696:	eba8 0800 	sub.w	r8, r8, r0
 800769a:	e7e7      	b.n	800766c <__sflush_r+0xd4>
 800769c:	20400001 	.word	0x20400001

080076a0 <_fflush_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	690b      	ldr	r3, [r1, #16]
 80076a4:	4605      	mov	r5, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	b913      	cbnz	r3, 80076b0 <_fflush_r+0x10>
 80076aa:	2500      	movs	r5, #0
 80076ac:	4628      	mov	r0, r5
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	b118      	cbz	r0, 80076ba <_fflush_r+0x1a>
 80076b2:	6a03      	ldr	r3, [r0, #32]
 80076b4:	b90b      	cbnz	r3, 80076ba <_fflush_r+0x1a>
 80076b6:	f7fe fc8f 	bl	8005fd8 <__sinit>
 80076ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0f3      	beq.n	80076aa <_fflush_r+0xa>
 80076c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80076c4:	07d0      	lsls	r0, r2, #31
 80076c6:	d404      	bmi.n	80076d2 <_fflush_r+0x32>
 80076c8:	0599      	lsls	r1, r3, #22
 80076ca:	d402      	bmi.n	80076d2 <_fflush_r+0x32>
 80076cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ce:	f7fe ff24 	bl	800651a <__retarget_lock_acquire_recursive>
 80076d2:	4628      	mov	r0, r5
 80076d4:	4621      	mov	r1, r4
 80076d6:	f7ff ff5f 	bl	8007598 <__sflush_r>
 80076da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076dc:	07da      	lsls	r2, r3, #31
 80076de:	4605      	mov	r5, r0
 80076e0:	d4e4      	bmi.n	80076ac <_fflush_r+0xc>
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	059b      	lsls	r3, r3, #22
 80076e6:	d4e1      	bmi.n	80076ac <_fflush_r+0xc>
 80076e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ea:	f7fe ff17 	bl	800651c <__retarget_lock_release_recursive>
 80076ee:	e7dd      	b.n	80076ac <_fflush_r+0xc>

080076f0 <__swhatbuf_r>:
 80076f0:	b570      	push	{r4, r5, r6, lr}
 80076f2:	460c      	mov	r4, r1
 80076f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076f8:	2900      	cmp	r1, #0
 80076fa:	b096      	sub	sp, #88	@ 0x58
 80076fc:	4615      	mov	r5, r2
 80076fe:	461e      	mov	r6, r3
 8007700:	da0d      	bge.n	800771e <__swhatbuf_r+0x2e>
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007708:	f04f 0100 	mov.w	r1, #0
 800770c:	bf14      	ite	ne
 800770e:	2340      	movne	r3, #64	@ 0x40
 8007710:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007714:	2000      	movs	r0, #0
 8007716:	6031      	str	r1, [r6, #0]
 8007718:	602b      	str	r3, [r5, #0]
 800771a:	b016      	add	sp, #88	@ 0x58
 800771c:	bd70      	pop	{r4, r5, r6, pc}
 800771e:	466a      	mov	r2, sp
 8007720:	f000 f8d6 	bl	80078d0 <_fstat_r>
 8007724:	2800      	cmp	r0, #0
 8007726:	dbec      	blt.n	8007702 <__swhatbuf_r+0x12>
 8007728:	9901      	ldr	r1, [sp, #4]
 800772a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800772e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007732:	4259      	negs	r1, r3
 8007734:	4159      	adcs	r1, r3
 8007736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800773a:	e7eb      	b.n	8007714 <__swhatbuf_r+0x24>

0800773c <__smakebuf_r>:
 800773c:	898b      	ldrh	r3, [r1, #12]
 800773e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007740:	079d      	lsls	r5, r3, #30
 8007742:	4606      	mov	r6, r0
 8007744:	460c      	mov	r4, r1
 8007746:	d507      	bpl.n	8007758 <__smakebuf_r+0x1c>
 8007748:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800774c:	6023      	str	r3, [r4, #0]
 800774e:	6123      	str	r3, [r4, #16]
 8007750:	2301      	movs	r3, #1
 8007752:	6163      	str	r3, [r4, #20]
 8007754:	b003      	add	sp, #12
 8007756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007758:	ab01      	add	r3, sp, #4
 800775a:	466a      	mov	r2, sp
 800775c:	f7ff ffc8 	bl	80076f0 <__swhatbuf_r>
 8007760:	9f00      	ldr	r7, [sp, #0]
 8007762:	4605      	mov	r5, r0
 8007764:	4639      	mov	r1, r7
 8007766:	4630      	mov	r0, r6
 8007768:	f7fe ff46 	bl	80065f8 <_malloc_r>
 800776c:	b948      	cbnz	r0, 8007782 <__smakebuf_r+0x46>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	059a      	lsls	r2, r3, #22
 8007774:	d4ee      	bmi.n	8007754 <__smakebuf_r+0x18>
 8007776:	f023 0303 	bic.w	r3, r3, #3
 800777a:	f043 0302 	orr.w	r3, r3, #2
 800777e:	81a3      	strh	r3, [r4, #12]
 8007780:	e7e2      	b.n	8007748 <__smakebuf_r+0xc>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	6020      	str	r0, [r4, #0]
 8007786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800778a:	81a3      	strh	r3, [r4, #12]
 800778c:	9b01      	ldr	r3, [sp, #4]
 800778e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007792:	b15b      	cbz	r3, 80077ac <__smakebuf_r+0x70>
 8007794:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007798:	4630      	mov	r0, r6
 800779a:	f000 f8ab 	bl	80078f4 <_isatty_r>
 800779e:	b128      	cbz	r0, 80077ac <__smakebuf_r+0x70>
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	f023 0303 	bic.w	r3, r3, #3
 80077a6:	f043 0301 	orr.w	r3, r3, #1
 80077aa:	81a3      	strh	r3, [r4, #12]
 80077ac:	89a3      	ldrh	r3, [r4, #12]
 80077ae:	431d      	orrs	r5, r3
 80077b0:	81a5      	strh	r5, [r4, #12]
 80077b2:	e7cf      	b.n	8007754 <__smakebuf_r+0x18>

080077b4 <__sccl>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	780b      	ldrb	r3, [r1, #0]
 80077b8:	4604      	mov	r4, r0
 80077ba:	2b5e      	cmp	r3, #94	@ 0x5e
 80077bc:	bf0b      	itete	eq
 80077be:	784b      	ldrbeq	r3, [r1, #1]
 80077c0:	1c4a      	addne	r2, r1, #1
 80077c2:	1c8a      	addeq	r2, r1, #2
 80077c4:	2100      	movne	r1, #0
 80077c6:	bf08      	it	eq
 80077c8:	2101      	moveq	r1, #1
 80077ca:	3801      	subs	r0, #1
 80077cc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80077d0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80077d4:	42a8      	cmp	r0, r5
 80077d6:	d1fb      	bne.n	80077d0 <__sccl+0x1c>
 80077d8:	b90b      	cbnz	r3, 80077de <__sccl+0x2a>
 80077da:	1e50      	subs	r0, r2, #1
 80077dc:	bd70      	pop	{r4, r5, r6, pc}
 80077de:	f081 0101 	eor.w	r1, r1, #1
 80077e2:	54e1      	strb	r1, [r4, r3]
 80077e4:	4610      	mov	r0, r2
 80077e6:	4602      	mov	r2, r0
 80077e8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80077ec:	2d2d      	cmp	r5, #45	@ 0x2d
 80077ee:	d005      	beq.n	80077fc <__sccl+0x48>
 80077f0:	2d5d      	cmp	r5, #93	@ 0x5d
 80077f2:	d016      	beq.n	8007822 <__sccl+0x6e>
 80077f4:	2d00      	cmp	r5, #0
 80077f6:	d0f1      	beq.n	80077dc <__sccl+0x28>
 80077f8:	462b      	mov	r3, r5
 80077fa:	e7f2      	b.n	80077e2 <__sccl+0x2e>
 80077fc:	7846      	ldrb	r6, [r0, #1]
 80077fe:	2e5d      	cmp	r6, #93	@ 0x5d
 8007800:	d0fa      	beq.n	80077f8 <__sccl+0x44>
 8007802:	42b3      	cmp	r3, r6
 8007804:	dcf8      	bgt.n	80077f8 <__sccl+0x44>
 8007806:	3002      	adds	r0, #2
 8007808:	461a      	mov	r2, r3
 800780a:	3201      	adds	r2, #1
 800780c:	4296      	cmp	r6, r2
 800780e:	54a1      	strb	r1, [r4, r2]
 8007810:	dcfb      	bgt.n	800780a <__sccl+0x56>
 8007812:	1af2      	subs	r2, r6, r3
 8007814:	3a01      	subs	r2, #1
 8007816:	1c5d      	adds	r5, r3, #1
 8007818:	42b3      	cmp	r3, r6
 800781a:	bfa8      	it	ge
 800781c:	2200      	movge	r2, #0
 800781e:	18ab      	adds	r3, r5, r2
 8007820:	e7e1      	b.n	80077e6 <__sccl+0x32>
 8007822:	4610      	mov	r0, r2
 8007824:	e7da      	b.n	80077dc <__sccl+0x28>

08007826 <__submore>:
 8007826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800782a:	460c      	mov	r4, r1
 800782c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800782e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007832:	4299      	cmp	r1, r3
 8007834:	d11d      	bne.n	8007872 <__submore+0x4c>
 8007836:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800783a:	f7fe fedd 	bl	80065f8 <_malloc_r>
 800783e:	b918      	cbnz	r0, 8007848 <__submore+0x22>
 8007840:	f04f 30ff 	mov.w	r0, #4294967295
 8007844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007848:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800784c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800784e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007852:	6360      	str	r0, [r4, #52]	@ 0x34
 8007854:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007858:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800785c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007860:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007864:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007868:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800786c:	6020      	str	r0, [r4, #0]
 800786e:	2000      	movs	r0, #0
 8007870:	e7e8      	b.n	8007844 <__submore+0x1e>
 8007872:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007874:	0077      	lsls	r7, r6, #1
 8007876:	463a      	mov	r2, r7
 8007878:	f000 f86a 	bl	8007950 <_realloc_r>
 800787c:	4605      	mov	r5, r0
 800787e:	2800      	cmp	r0, #0
 8007880:	d0de      	beq.n	8007840 <__submore+0x1a>
 8007882:	eb00 0806 	add.w	r8, r0, r6
 8007886:	4601      	mov	r1, r0
 8007888:	4632      	mov	r2, r6
 800788a:	4640      	mov	r0, r8
 800788c:	f000 f852 	bl	8007934 <memcpy>
 8007890:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007894:	f8c4 8000 	str.w	r8, [r4]
 8007898:	e7e9      	b.n	800786e <__submore+0x48>

0800789a <memmove>:
 800789a:	4288      	cmp	r0, r1
 800789c:	b510      	push	{r4, lr}
 800789e:	eb01 0402 	add.w	r4, r1, r2
 80078a2:	d902      	bls.n	80078aa <memmove+0x10>
 80078a4:	4284      	cmp	r4, r0
 80078a6:	4623      	mov	r3, r4
 80078a8:	d807      	bhi.n	80078ba <memmove+0x20>
 80078aa:	1e43      	subs	r3, r0, #1
 80078ac:	42a1      	cmp	r1, r4
 80078ae:	d008      	beq.n	80078c2 <memmove+0x28>
 80078b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078b4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078b8:	e7f8      	b.n	80078ac <memmove+0x12>
 80078ba:	4402      	add	r2, r0
 80078bc:	4601      	mov	r1, r0
 80078be:	428a      	cmp	r2, r1
 80078c0:	d100      	bne.n	80078c4 <memmove+0x2a>
 80078c2:	bd10      	pop	{r4, pc}
 80078c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078c8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078cc:	e7f7      	b.n	80078be <memmove+0x24>
	...

080078d0 <_fstat_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4d07      	ldr	r5, [pc, #28]	@ (80078f0 <_fstat_r+0x20>)
 80078d4:	2300      	movs	r3, #0
 80078d6:	4604      	mov	r4, r0
 80078d8:	4608      	mov	r0, r1
 80078da:	4611      	mov	r1, r2
 80078dc:	602b      	str	r3, [r5, #0]
 80078de:	f7f9 fec6 	bl	800166e <_fstat>
 80078e2:	1c43      	adds	r3, r0, #1
 80078e4:	d102      	bne.n	80078ec <_fstat_r+0x1c>
 80078e6:	682b      	ldr	r3, [r5, #0]
 80078e8:	b103      	cbz	r3, 80078ec <_fstat_r+0x1c>
 80078ea:	6023      	str	r3, [r4, #0]
 80078ec:	bd38      	pop	{r3, r4, r5, pc}
 80078ee:	bf00      	nop
 80078f0:	20000434 	.word	0x20000434

080078f4 <_isatty_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d06      	ldr	r5, [pc, #24]	@ (8007910 <_isatty_r+0x1c>)
 80078f8:	2300      	movs	r3, #0
 80078fa:	4604      	mov	r4, r0
 80078fc:	4608      	mov	r0, r1
 80078fe:	602b      	str	r3, [r5, #0]
 8007900:	f7f9 fec5 	bl	800168e <_isatty>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_isatty_r+0x1a>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_isatty_r+0x1a>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	20000434 	.word	0x20000434

08007914 <_sbrk_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d06      	ldr	r5, [pc, #24]	@ (8007930 <_sbrk_r+0x1c>)
 8007918:	2300      	movs	r3, #0
 800791a:	4604      	mov	r4, r0
 800791c:	4608      	mov	r0, r1
 800791e:	602b      	str	r3, [r5, #0]
 8007920:	f7f9 fece 	bl	80016c0 <_sbrk>
 8007924:	1c43      	adds	r3, r0, #1
 8007926:	d102      	bne.n	800792e <_sbrk_r+0x1a>
 8007928:	682b      	ldr	r3, [r5, #0]
 800792a:	b103      	cbz	r3, 800792e <_sbrk_r+0x1a>
 800792c:	6023      	str	r3, [r4, #0]
 800792e:	bd38      	pop	{r3, r4, r5, pc}
 8007930:	20000434 	.word	0x20000434

08007934 <memcpy>:
 8007934:	440a      	add	r2, r1
 8007936:	4291      	cmp	r1, r2
 8007938:	f100 33ff 	add.w	r3, r0, #4294967295
 800793c:	d100      	bne.n	8007940 <memcpy+0xc>
 800793e:	4770      	bx	lr
 8007940:	b510      	push	{r4, lr}
 8007942:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007946:	f803 4f01 	strb.w	r4, [r3, #1]!
 800794a:	4291      	cmp	r1, r2
 800794c:	d1f9      	bne.n	8007942 <memcpy+0xe>
 800794e:	bd10      	pop	{r4, pc}

08007950 <_realloc_r>:
 8007950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007954:	4607      	mov	r7, r0
 8007956:	4614      	mov	r4, r2
 8007958:	460d      	mov	r5, r1
 800795a:	b921      	cbnz	r1, 8007966 <_realloc_r+0x16>
 800795c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007960:	4611      	mov	r1, r2
 8007962:	f7fe be49 	b.w	80065f8 <_malloc_r>
 8007966:	b92a      	cbnz	r2, 8007974 <_realloc_r+0x24>
 8007968:	f7fe fdda 	bl	8006520 <_free_r>
 800796c:	4625      	mov	r5, r4
 800796e:	4628      	mov	r0, r5
 8007970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007974:	f000 f906 	bl	8007b84 <_malloc_usable_size_r>
 8007978:	4284      	cmp	r4, r0
 800797a:	4606      	mov	r6, r0
 800797c:	d802      	bhi.n	8007984 <_realloc_r+0x34>
 800797e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007982:	d8f4      	bhi.n	800796e <_realloc_r+0x1e>
 8007984:	4621      	mov	r1, r4
 8007986:	4638      	mov	r0, r7
 8007988:	f7fe fe36 	bl	80065f8 <_malloc_r>
 800798c:	4680      	mov	r8, r0
 800798e:	b908      	cbnz	r0, 8007994 <_realloc_r+0x44>
 8007990:	4645      	mov	r5, r8
 8007992:	e7ec      	b.n	800796e <_realloc_r+0x1e>
 8007994:	42b4      	cmp	r4, r6
 8007996:	4622      	mov	r2, r4
 8007998:	4629      	mov	r1, r5
 800799a:	bf28      	it	cs
 800799c:	4632      	movcs	r2, r6
 800799e:	f7ff ffc9 	bl	8007934 <memcpy>
 80079a2:	4629      	mov	r1, r5
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7fe fdbb 	bl	8006520 <_free_r>
 80079aa:	e7f1      	b.n	8007990 <_realloc_r+0x40>

080079ac <_strtol_l.isra.0>:
 80079ac:	2b24      	cmp	r3, #36	@ 0x24
 80079ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b2:	4686      	mov	lr, r0
 80079b4:	4690      	mov	r8, r2
 80079b6:	d801      	bhi.n	80079bc <_strtol_l.isra.0+0x10>
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d106      	bne.n	80079ca <_strtol_l.isra.0+0x1e>
 80079bc:	f7fe fd82 	bl	80064c4 <__errno>
 80079c0:	2316      	movs	r3, #22
 80079c2:	6003      	str	r3, [r0, #0]
 80079c4:	2000      	movs	r0, #0
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	4834      	ldr	r0, [pc, #208]	@ (8007a9c <_strtol_l.isra.0+0xf0>)
 80079cc:	460d      	mov	r5, r1
 80079ce:	462a      	mov	r2, r5
 80079d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079d4:	5d06      	ldrb	r6, [r0, r4]
 80079d6:	f016 0608 	ands.w	r6, r6, #8
 80079da:	d1f8      	bne.n	80079ce <_strtol_l.isra.0+0x22>
 80079dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80079de:	d110      	bne.n	8007a02 <_strtol_l.isra.0+0x56>
 80079e0:	782c      	ldrb	r4, [r5, #0]
 80079e2:	2601      	movs	r6, #1
 80079e4:	1c95      	adds	r5, r2, #2
 80079e6:	f033 0210 	bics.w	r2, r3, #16
 80079ea:	d115      	bne.n	8007a18 <_strtol_l.isra.0+0x6c>
 80079ec:	2c30      	cmp	r4, #48	@ 0x30
 80079ee:	d10d      	bne.n	8007a0c <_strtol_l.isra.0+0x60>
 80079f0:	782a      	ldrb	r2, [r5, #0]
 80079f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80079f6:	2a58      	cmp	r2, #88	@ 0x58
 80079f8:	d108      	bne.n	8007a0c <_strtol_l.isra.0+0x60>
 80079fa:	786c      	ldrb	r4, [r5, #1]
 80079fc:	3502      	adds	r5, #2
 80079fe:	2310      	movs	r3, #16
 8007a00:	e00a      	b.n	8007a18 <_strtol_l.isra.0+0x6c>
 8007a02:	2c2b      	cmp	r4, #43	@ 0x2b
 8007a04:	bf04      	itt	eq
 8007a06:	782c      	ldrbeq	r4, [r5, #0]
 8007a08:	1c95      	addeq	r5, r2, #2
 8007a0a:	e7ec      	b.n	80079e6 <_strtol_l.isra.0+0x3a>
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1f6      	bne.n	80079fe <_strtol_l.isra.0+0x52>
 8007a10:	2c30      	cmp	r4, #48	@ 0x30
 8007a12:	bf14      	ite	ne
 8007a14:	230a      	movne	r3, #10
 8007a16:	2308      	moveq	r3, #8
 8007a18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007a1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a20:	2200      	movs	r2, #0
 8007a22:	fbbc f9f3 	udiv	r9, ip, r3
 8007a26:	4610      	mov	r0, r2
 8007a28:	fb03 ca19 	mls	sl, r3, r9, ip
 8007a2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007a30:	2f09      	cmp	r7, #9
 8007a32:	d80f      	bhi.n	8007a54 <_strtol_l.isra.0+0xa8>
 8007a34:	463c      	mov	r4, r7
 8007a36:	42a3      	cmp	r3, r4
 8007a38:	dd1b      	ble.n	8007a72 <_strtol_l.isra.0+0xc6>
 8007a3a:	1c57      	adds	r7, r2, #1
 8007a3c:	d007      	beq.n	8007a4e <_strtol_l.isra.0+0xa2>
 8007a3e:	4581      	cmp	r9, r0
 8007a40:	d314      	bcc.n	8007a6c <_strtol_l.isra.0+0xc0>
 8007a42:	d101      	bne.n	8007a48 <_strtol_l.isra.0+0x9c>
 8007a44:	45a2      	cmp	sl, r4
 8007a46:	db11      	blt.n	8007a6c <_strtol_l.isra.0+0xc0>
 8007a48:	fb00 4003 	mla	r0, r0, r3, r4
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a52:	e7eb      	b.n	8007a2c <_strtol_l.isra.0+0x80>
 8007a54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007a58:	2f19      	cmp	r7, #25
 8007a5a:	d801      	bhi.n	8007a60 <_strtol_l.isra.0+0xb4>
 8007a5c:	3c37      	subs	r4, #55	@ 0x37
 8007a5e:	e7ea      	b.n	8007a36 <_strtol_l.isra.0+0x8a>
 8007a60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007a64:	2f19      	cmp	r7, #25
 8007a66:	d804      	bhi.n	8007a72 <_strtol_l.isra.0+0xc6>
 8007a68:	3c57      	subs	r4, #87	@ 0x57
 8007a6a:	e7e4      	b.n	8007a36 <_strtol_l.isra.0+0x8a>
 8007a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a70:	e7ed      	b.n	8007a4e <_strtol_l.isra.0+0xa2>
 8007a72:	1c53      	adds	r3, r2, #1
 8007a74:	d108      	bne.n	8007a88 <_strtol_l.isra.0+0xdc>
 8007a76:	2322      	movs	r3, #34	@ 0x22
 8007a78:	f8ce 3000 	str.w	r3, [lr]
 8007a7c:	4660      	mov	r0, ip
 8007a7e:	f1b8 0f00 	cmp.w	r8, #0
 8007a82:	d0a0      	beq.n	80079c6 <_strtol_l.isra.0+0x1a>
 8007a84:	1e69      	subs	r1, r5, #1
 8007a86:	e006      	b.n	8007a96 <_strtol_l.isra.0+0xea>
 8007a88:	b106      	cbz	r6, 8007a8c <_strtol_l.isra.0+0xe0>
 8007a8a:	4240      	negs	r0, r0
 8007a8c:	f1b8 0f00 	cmp.w	r8, #0
 8007a90:	d099      	beq.n	80079c6 <_strtol_l.isra.0+0x1a>
 8007a92:	2a00      	cmp	r2, #0
 8007a94:	d1f6      	bne.n	8007a84 <_strtol_l.isra.0+0xd8>
 8007a96:	f8c8 1000 	str.w	r1, [r8]
 8007a9a:	e794      	b.n	80079c6 <_strtol_l.isra.0+0x1a>
 8007a9c:	08007e89 	.word	0x08007e89

08007aa0 <_strtol_r>:
 8007aa0:	f7ff bf84 	b.w	80079ac <_strtol_l.isra.0>

08007aa4 <_strtoul_l.isra.0>:
 8007aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	4e34      	ldr	r6, [pc, #208]	@ (8007b7c <_strtoul_l.isra.0+0xd8>)
 8007aaa:	4686      	mov	lr, r0
 8007aac:	460d      	mov	r5, r1
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ab4:	5d37      	ldrb	r7, [r6, r4]
 8007ab6:	f017 0708 	ands.w	r7, r7, #8
 8007aba:	d1f8      	bne.n	8007aae <_strtoul_l.isra.0+0xa>
 8007abc:	2c2d      	cmp	r4, #45	@ 0x2d
 8007abe:	d110      	bne.n	8007ae2 <_strtoul_l.isra.0+0x3e>
 8007ac0:	782c      	ldrb	r4, [r5, #0]
 8007ac2:	2701      	movs	r7, #1
 8007ac4:	1c85      	adds	r5, r0, #2
 8007ac6:	f033 0010 	bics.w	r0, r3, #16
 8007aca:	d115      	bne.n	8007af8 <_strtoul_l.isra.0+0x54>
 8007acc:	2c30      	cmp	r4, #48	@ 0x30
 8007ace:	d10d      	bne.n	8007aec <_strtoul_l.isra.0+0x48>
 8007ad0:	7828      	ldrb	r0, [r5, #0]
 8007ad2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007ad6:	2858      	cmp	r0, #88	@ 0x58
 8007ad8:	d108      	bne.n	8007aec <_strtoul_l.isra.0+0x48>
 8007ada:	786c      	ldrb	r4, [r5, #1]
 8007adc:	3502      	adds	r5, #2
 8007ade:	2310      	movs	r3, #16
 8007ae0:	e00a      	b.n	8007af8 <_strtoul_l.isra.0+0x54>
 8007ae2:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ae4:	bf04      	itt	eq
 8007ae6:	782c      	ldrbeq	r4, [r5, #0]
 8007ae8:	1c85      	addeq	r5, r0, #2
 8007aea:	e7ec      	b.n	8007ac6 <_strtoul_l.isra.0+0x22>
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1f6      	bne.n	8007ade <_strtoul_l.isra.0+0x3a>
 8007af0:	2c30      	cmp	r4, #48	@ 0x30
 8007af2:	bf14      	ite	ne
 8007af4:	230a      	movne	r3, #10
 8007af6:	2308      	moveq	r3, #8
 8007af8:	f04f 38ff 	mov.w	r8, #4294967295
 8007afc:	2600      	movs	r6, #0
 8007afe:	fbb8 f8f3 	udiv	r8, r8, r3
 8007b02:	fb03 f908 	mul.w	r9, r3, r8
 8007b06:	ea6f 0909 	mvn.w	r9, r9
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007b10:	f1bc 0f09 	cmp.w	ip, #9
 8007b14:	d810      	bhi.n	8007b38 <_strtoul_l.isra.0+0x94>
 8007b16:	4664      	mov	r4, ip
 8007b18:	42a3      	cmp	r3, r4
 8007b1a:	dd1e      	ble.n	8007b5a <_strtoul_l.isra.0+0xb6>
 8007b1c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007b20:	d007      	beq.n	8007b32 <_strtoul_l.isra.0+0x8e>
 8007b22:	4580      	cmp	r8, r0
 8007b24:	d316      	bcc.n	8007b54 <_strtoul_l.isra.0+0xb0>
 8007b26:	d101      	bne.n	8007b2c <_strtoul_l.isra.0+0x88>
 8007b28:	45a1      	cmp	r9, r4
 8007b2a:	db13      	blt.n	8007b54 <_strtoul_l.isra.0+0xb0>
 8007b2c:	fb00 4003 	mla	r0, r0, r3, r4
 8007b30:	2601      	movs	r6, #1
 8007b32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b36:	e7e9      	b.n	8007b0c <_strtoul_l.isra.0+0x68>
 8007b38:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007b3c:	f1bc 0f19 	cmp.w	ip, #25
 8007b40:	d801      	bhi.n	8007b46 <_strtoul_l.isra.0+0xa2>
 8007b42:	3c37      	subs	r4, #55	@ 0x37
 8007b44:	e7e8      	b.n	8007b18 <_strtoul_l.isra.0+0x74>
 8007b46:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007b4a:	f1bc 0f19 	cmp.w	ip, #25
 8007b4e:	d804      	bhi.n	8007b5a <_strtoul_l.isra.0+0xb6>
 8007b50:	3c57      	subs	r4, #87	@ 0x57
 8007b52:	e7e1      	b.n	8007b18 <_strtoul_l.isra.0+0x74>
 8007b54:	f04f 36ff 	mov.w	r6, #4294967295
 8007b58:	e7eb      	b.n	8007b32 <_strtoul_l.isra.0+0x8e>
 8007b5a:	1c73      	adds	r3, r6, #1
 8007b5c:	d106      	bne.n	8007b6c <_strtoul_l.isra.0+0xc8>
 8007b5e:	2322      	movs	r3, #34	@ 0x22
 8007b60:	f8ce 3000 	str.w	r3, [lr]
 8007b64:	4630      	mov	r0, r6
 8007b66:	b932      	cbnz	r2, 8007b76 <_strtoul_l.isra.0+0xd2>
 8007b68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b6c:	b107      	cbz	r7, 8007b70 <_strtoul_l.isra.0+0xcc>
 8007b6e:	4240      	negs	r0, r0
 8007b70:	2a00      	cmp	r2, #0
 8007b72:	d0f9      	beq.n	8007b68 <_strtoul_l.isra.0+0xc4>
 8007b74:	b106      	cbz	r6, 8007b78 <_strtoul_l.isra.0+0xd4>
 8007b76:	1e69      	subs	r1, r5, #1
 8007b78:	6011      	str	r1, [r2, #0]
 8007b7a:	e7f5      	b.n	8007b68 <_strtoul_l.isra.0+0xc4>
 8007b7c:	08007e89 	.word	0x08007e89

08007b80 <_strtoul_r>:
 8007b80:	f7ff bf90 	b.w	8007aa4 <_strtoul_l.isra.0>

08007b84 <_malloc_usable_size_r>:
 8007b84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b88:	1f18      	subs	r0, r3, #4
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	bfbc      	itt	lt
 8007b8e:	580b      	ldrlt	r3, [r1, r0]
 8007b90:	18c0      	addlt	r0, r0, r3
 8007b92:	4770      	bx	lr

08007b94 <_init>:
 8007b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b96:	bf00      	nop
 8007b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b9a:	bc08      	pop	{r3}
 8007b9c:	469e      	mov	lr, r3
 8007b9e:	4770      	bx	lr

08007ba0 <_fini>:
 8007ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ba2:	bf00      	nop
 8007ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ba6:	bc08      	pop	{r3}
 8007ba8:	469e      	mov	lr, r3
 8007baa:	4770      	bx	lr
