Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat May 15 18:59:09 2021
| Host         : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.493        0.000                      0                 8995        0.045        0.000                      0                 8995        8.870        0.000                       0                  3687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.493        0.000                      0                 8995        0.045        0.000                      0                 8995        8.870        0.000                       0                  3687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.600ns  (logic 1.272ns (9.353%)  route 12.328ns (90.647%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 22.400 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.767    16.100    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.418    22.400    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_5/CLKARDCLK
                         clock pessimism              0.109    22.509    
                         clock uncertainty           -0.302    22.207    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.593    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_5
  -------------------------------------------------------------------
                         required time                         21.593    
                         arrival time                         -16.100    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_23/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.333ns  (logic 1.272ns (9.540%)  route 12.061ns (90.460%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 22.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.500    15.833    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_23/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.381    22.364    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_23/CLKARDCLK
                         clock pessimism              0.109    22.472    
                         clock uncertainty           -0.302    22.170    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.556    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_23
  -------------------------------------------------------------------
                         required time                         21.556    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 1.272ns (9.572%)  route 12.016ns (90.428%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 22.360 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.455    15.788    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.377    22.360    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_25/CLKARDCLK
                         clock pessimism              0.109    22.468    
                         clock uncertainty           -0.302    22.166    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.552    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_25
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 1.272ns (9.602%)  route 11.976ns (90.398%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 22.396 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.415    15.748    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.414    22.396    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_5/CLKARDCLK
                         clock pessimism              0.109    22.505    
                         clock uncertainty           -0.302    22.203    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.589    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_5
  -------------------------------------------------------------------
                         required time                         21.589    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.156ns  (logic 1.272ns (9.669%)  route 11.884ns (90.331%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 22.391 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.323    15.656    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.409    22.391    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_6/CLKARDCLK
                         clock pessimism              0.109    22.500    
                         clock uncertainty           -0.302    22.198    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.584    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_6
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.272ns (9.743%)  route 11.784ns (90.257%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 22.356 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.223    15.556    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.373    22.356    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_25/CLKARDCLK
                         clock pessimism              0.109    22.464    
                         clock uncertainty           -0.302    22.162    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.548    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_25
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_14/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 1.272ns (9.790%)  route 11.721ns (90.210%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 22.356 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.160    15.493    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_14/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.373    22.356    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_14/CLKARDCLK
                         clock pessimism              0.109    22.464    
                         clock uncertainty           -0.302    22.162    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.548    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_14
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -15.493    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_15/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 1.272ns (9.841%)  route 11.654ns (90.159%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 22.360 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.093    15.426    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_15/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.377    22.360    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_15/CLKARDCLK
                         clock pessimism              0.109    22.468    
                         clock uncertainty           -0.302    22.166    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.552    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_15
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.918ns  (logic 1.272ns (9.846%)  route 11.646ns (90.154%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 22.397 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          8.085    15.418    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.415    22.397    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_6/CLKARDCLK
                         clock pessimism              0.109    22.506    
                         clock uncertainty           -0.302    22.204    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.590    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_6
  -------------------------------------------------------------------
                         required time                         21.590    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 1.272ns (9.963%)  route 11.495ns (90.037%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 22.401 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.421     2.500    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.379     2.879 r  design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[2]/Q
                         net (fo=18, routed)          3.561     6.440    design_1_i/mnist_nn_predict_0/inst/j_reg_320_reg[9]_0[2]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.105     6.545 r  design_1_i/mnist_nn_predict_0/inst/q0_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/S[2]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.877 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.877    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_4_n_3
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_3_n_3
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_2_n_3
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.333 r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_0_i_1/O[3]
                         net (fo=64, routed)          7.934    15.267    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/weight1_address0[15]
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        1.419    22.401    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_2/CLKARDCLK
                         clock pessimism              0.109    22.510    
                         clock uncertainty           -0.302    22.208    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.614    21.594    design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_2
  -------------------------------------------------------------------
                         required time                         21.594    
                         arrival time                         -15.267    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_CRTL_BUS_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.660     0.996    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_CRTL_BUS_s_axi_U/ap_clk
    SLICE_X56Y102        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_CRTL_BUS_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_CRTL_BUS_s_axi_U/rdata_reg[7]/Q
                         net (fo=1, routed)           0.103     1.240    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X58Y101        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.934     1.300    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X58Y101        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.288     1.012    
    SLICE_X58Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.195    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/reg_490_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.710%)  route 0.142ns (43.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.662     0.998    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X63Y100        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[10]/Q
                         net (fo=1, routed)           0.142     1.281    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[30]_0[10]
    SLICE_X63Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.326 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/grp_fu_443_p0[10]
    SLICE_X63Y98         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.849     1.215    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/ap_clk
    SLICE_X63Y98         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[10]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/reg_490_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.130%)  route 0.193ns (50.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.660     0.996    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X56Y100        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[1]/Q
                         net (fo=1, routed)           0.193     1.330    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[30]_0[1]
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.375 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/grp_fu_443_p0[1]
    SLICE_X58Y97         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.848     1.214    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/ap_clk
    SLICE_X58Y97         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.120     1.299    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/reg_490_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.662     0.998    design_1_i/mnist_nn_predict_0/inst/ap_clk
    SLICE_X63Y100        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/mnist_nn_predict_0/inst/reg_490_reg[14]/Q
                         net (fo=1, routed)           0.165     1.304    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[30]_0[14]
    SLICE_X63Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.349 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/grp_fu_443_p0[14]
    SLICE_X63Y97         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.849     1.215    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/ap_clk
    SLICE_X63Y97         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[14]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.946%)  route 0.210ns (48.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.634     0.970    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.210     1.308    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL_n_27
    SLICE_X47Y107        LUT3 (Prop_lut3_I0_O)        0.099     1.407 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/opt_has_pipe.first_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.407    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]_0
    SLICE_X47Y107        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.909     1.275    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X47Y107        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.091     1.327    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.229ns (50.107%)  route 0.228ns (49.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.634     0.970    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.228     1.326    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL_n_31
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.101     1.427 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/opt_has_pipe.first_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.427    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]_0
    SLICE_X44Y107        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.909     1.275    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X44Y107        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.107     1.343    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.455%)  route 0.223ns (49.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.634     0.970    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.223     1.321    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL_n_35
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.099     1.420 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/opt_has_pipe.first_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]_0
    SLICE_X48Y105        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.910     1.276    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X48Y105        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.092     1.329    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.650     0.986    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.128     1.114 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.224    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y119        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.920     1.286    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y119        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.999    
    SLICE_X30Y119        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.129    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.139%)  route 0.201ns (51.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.638     0.974    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.316    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/mant_all_zero
    SLICE_X47Y99         LUT3 (Prop_lut3_I1_O)        0.046     1.362 r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/flag_async[1]
    SLICE_X47Y99         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.825     1.191    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/mnist_nn_predict_0/inst/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4/mnist_nn_predict_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.446%)  route 0.176ns (55.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.661     0.997    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X60Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.176     1.314    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X58Y104        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3696, routed)        0.933     1.299    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X58Y104        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.268     1.031    
    SLICE_X58Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.214    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y36  design_1_i/mnist_nn_predict_0/inst/output1_U/mnist_nn_predict_output1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y36  design_1_i/mnist_nn_predict_0/inst/output1_U/mnist_nn_predict_output1_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y37  design_1_i/mnist_nn_predict_0/inst/output2_U/mnist_nn_predict_output2_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y37  design_1_i/mnist_nn_predict_0/inst/output2_U/mnist_nn_predict_output2_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y23  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y7   design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y4   design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y26  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X0Y6   design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y24  design_1_i/mnist_nn_predict_0/inst/weight1_U/mnist_nn_predict_weight1_rom_U/q0_reg_1_6/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y93  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y93  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y91  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y94  design_1_i/mnist_nn_predict_0/inst/output3_U/mnist_nn_predict_output3_ram_U/ram_reg_0_15_13_13/SP/CLK



