$comment
	File created using the following command:
		vcd file booth.msim.vcd -direction
$end
$date
	Tue Dec 14 21:53:25 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module booth_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 6 " md [5:0] $end
$var reg 6 # mr [5:0] $end
$var wire 1 $ result [11] $end
$var wire 1 % result [10] $end
$var wire 1 & result [9] $end
$var wire 1 ' result [8] $end
$var wire 1 ( result [7] $end
$var wire 1 ) result [6] $end
$var wire 1 * result [5] $end
$var wire 1 + result [4] $end
$var wire 1 , result [3] $end
$var wire 1 - result [2] $end
$var wire 1 . result [1] $end
$var wire 1 / result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 mr[2]~input_o $end
$var wire 1 8 mr[3]~input_o $end
$var wire 1 9 mr[4]~input_o $end
$var wire 1 : mr[5]~input_o $end
$var wire 1 ; md[0]~input_o $end
$var wire 1 < result[0]~output_o $end
$var wire 1 = result[1]~output_o $end
$var wire 1 > result[2]~output_o $end
$var wire 1 ? result[3]~output_o $end
$var wire 1 @ result[4]~output_o $end
$var wire 1 A result[5]~output_o $end
$var wire 1 B result[6]~output_o $end
$var wire 1 C result[7]~output_o $end
$var wire 1 D result[8]~output_o $end
$var wire 1 E result[9]~output_o $end
$var wire 1 F result[10]~output_o $end
$var wire 1 G result[11]~output_o $end
$var wire 1 H clk~input_o $end
$var wire 1 I mr[0]~input_o $end
$var wire 1 J dec|result_dec[0]~0_combout $end
$var wire 1 K mr[1]~input_o $end
$var wire 1 L md[1]~input_o $end
$var wire 1 M dec|result_dec[1]~1_combout $end
$var wire 1 N md[2]~input_o $end
$var wire 1 O dec|result_dec[2]~2_combout $end
$var wire 1 P md[3]~input_o $end
$var wire 1 Q dec|result_dec[3]~3_combout $end
$var wire 1 R dec|Add0~0_combout $end
$var wire 1 S md[4]~input_o $end
$var wire 1 T dec|result_dec[4]~4_combout $end
$var wire 1 U dec|Add0~1_combout $end
$var wire 1 V md[5]~input_o $end
$var wire 1 W dec|result_dec[5]~5_combout $end
$var wire 1 X dec|result_dec[6]~6_combout $end
$var wire 1 Y dec|result_dec[10]~7_combout $end
$var wire 1 Z dec_reg|output_reg [11] $end
$var wire 1 [ dec_reg|output_reg [10] $end
$var wire 1 \ dec_reg|output_reg [9] $end
$var wire 1 ] dec_reg|output_reg [8] $end
$var wire 1 ^ dec_reg|output_reg [7] $end
$var wire 1 _ dec_reg|output_reg [6] $end
$var wire 1 ` dec_reg|output_reg [5] $end
$var wire 1 a dec_reg|output_reg [4] $end
$var wire 1 b dec_reg|output_reg [3] $end
$var wire 1 c dec_reg|output_reg [2] $end
$var wire 1 d dec_reg|output_reg [1] $end
$var wire 1 e dec_reg|output_reg [0] $end
$var wire 1 f dec_reg|input_reg_signal [11] $end
$var wire 1 g dec_reg|input_reg_signal [10] $end
$var wire 1 h dec_reg|input_reg_signal [9] $end
$var wire 1 i dec_reg|input_reg_signal [8] $end
$var wire 1 j dec_reg|input_reg_signal [7] $end
$var wire 1 k dec_reg|input_reg_signal [6] $end
$var wire 1 l dec_reg|input_reg_signal [5] $end
$var wire 1 m dec_reg|input_reg_signal [4] $end
$var wire 1 n dec_reg|input_reg_signal [3] $end
$var wire 1 o dec_reg|input_reg_signal [2] $end
$var wire 1 p dec_reg|input_reg_signal [1] $end
$var wire 1 q dec_reg|input_reg_signal [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b10101 "
b11110 #
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x0
01
12
x3
14
15
16
17
18
19
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
1K
0L
1M
1N
1O
0P
0Q
0R
1S
1T
0U
0V
0W
1X
1Y
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0q
0p
0o
0n
0m
0l
0k
zj
zi
zh
0g
zf
$end
#1000000
