{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519588873950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519588873966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 12:01:13 2018 " "Processing started: Sun Feb 25 12:01:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519588873966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588873966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_task3 -c arf32_config " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_task3 -c arf32_config" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588873966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519588874474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519588874474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1-behavior " "Found design unit 1: mux_8to1-behavior" {  } { { "../task 1/mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_8to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "../task 1/mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "../task 1/mux_2to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../task 1/mux_2to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflop-behavior " "Found design unit 1: dflop-behavior" {  } { { "../task 1/dflop.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflop " "Found entity 1: dflop" {  } { { "../task 1/dflop.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/arf8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/arf8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arf8-structure " "Found design unit 1: arf8-structure" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""} { "Info" "ISGN_ENTITY_NAME" "1 arf8 " "Found entity 1: arf8" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dec_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dec_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3to8-behavior " "Found design unit 1: dec_3to8-behavior" {  } { { "../task 1/dec_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dec_3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3to8 " "Found entity 1: dec_3to8" {  } { { "../task 1/dec_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dec_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 2/arf32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 2/arf32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arf32-structure " "Found design unit 1: arf32-structure" {  } { { "../task 2/arf32.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889285 ""} { "Info" "ISGN_ENTITY_NAME" "1 arf32 " "Found entity 1: arf32" {  } { { "../task 2/arf32.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588889285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arf32_config.vhd 2 1 " "Using design file arf32_config.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arf32_config-mixed " "Found design unit 1: arf32_config-mixed" {  } { { "arf32_config.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 3/arf32_config.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889316 ""} { "Info" "ISGN_ENTITY_NAME" "1 arf32_config " "Found entity 1: arf32_config" {  } { { "arf32_config.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 3/arf32_config.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519588889316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519588889316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arf32_config " "Elaborating entity \"arf32_config\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519588889316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "arf32 arf32:\\Bypass_R0_HW:BypassAndHW A:structure " "Elaborating entity \"arf32\" using architecture \"A:structure\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\"" {  } { { "arf32_config.vhd" "\\Bypass_R0_HW:BypassAndHW" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 3/arf32_config.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec_3to8 arf32:\\Bypass_R0_HW:BypassAndHW\|dec_3to8:writingBlock A:behavior " "Elaborating entity \"dec_3to8\" using architecture \"A:behavior\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\|dec_3to8:writingBlock\"" {  } { { "../task 2/arf32.vhd" "writingBlock" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "arf8 arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7 A:structure " "Elaborating entity \"arf8\" using architecture \"A:structure\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7\"" {  } { { "../task 2/arf32.vhd" "arf_0to7" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflop arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7\|dflop:\\HardWired:flopsBlock:1:dFlop A:behavior " "Elaborating entity \"dflop\" using architecture \"A:behavior\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7\|dflop:\\HardWired:flopsBlock:1:dFlop\"" {  } { { "../task 1/arf8.vhd" "\\HardWired:flopsBlock:1:dFlop" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_8to1 arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7\|mux_8to1:Read1AddressBlock A:behavior " "Elaborating entity \"mux_8to1\" using architecture \"A:behavior\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_0to7\|mux_8to1:Read1AddressBlock\"" {  } { { "../task 1/arf8.vhd" "Read1AddressBlock" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "arf8 arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_8to15 A:structure " "Elaborating entity \"arf8\" using architecture \"A:structure\" for hierarchy \"arf32:\\Bypass_R0_HW:BypassAndHW\|arf8:arf_8to15\"" {  } { { "../task 2/arf32.vhd" "arf_8to15" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588889534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519588890731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519588891185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519588891185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519588891294 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519588891294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519588891294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519588891294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519588891357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 12:01:31 2018 " "Processing ended: Sun Feb 25 12:01:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519588891357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519588891357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519588891357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519588891357 ""}
