Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Feb  5 15:43:35 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[1][addr_mode][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.863ns  (logic 5.472ns (22.931%)  route 18.391ns (77.069%))
  Logic Levels:           28  (CARRY4=3 LUT3=4 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.477 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16284, routed)       1.738    -0.954    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X80Y46         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[1][addr_mode][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[1][addr_mode][1]/Q
                         net (fo=16, routed)          1.053     0.555    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___373_i_163[1]
    SLICE_X78Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.679 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_21/O
                         net (fo=5, routed)           0.471     1.150    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[1][0]
    SLICE_X79Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.274 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_22/O
                         net (fo=2, routed)           0.665     1.939    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___152_n_0
    SLICE_X79Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.063 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___153/O
                         net (fo=5, routed)           0.615     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___153_n_0
    SLICE_X80Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_23/O
                         net (fo=4, routed)           0.479     3.281    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[1][17]
    SLICE_X84Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.405 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_1/O
                         net (fo=5, routed)           0.781     4.186    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[1][19]
    SLICE_X83Y54         LUT5 (Prop_lut5_I2_O)        0.124     4.310 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___156/O
                         net (fo=5, routed)           0.663     4.973    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[1][23]
    SLICE_X83Y54         LUT3 (Prop_lut3_I2_O)        0.153     5.126 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___158/O
                         net (fo=3, routed)           0.890     6.015    i_ariane/i_cva6/csr_regfile_i/i___373_i_7
    SLICE_X71Y49         LUT6 (Prop_lut6_I0_O)        0.327     6.342 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_193/O
                         net (fo=1, routed)           0.000     6.342    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_520
    SLICE_X71Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.892 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/i___29_i_84/CO[3]
                         net (fo=1, routed)           1.021     7.913    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/i___29_i_84_n_0
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.037 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_22/O
                         net (fo=1, routed)           0.566     8.603    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_3_in
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_221/O
                         net (fo=1, routed)           0.466     9.193    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=36, routed)          0.949    10.266    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X52Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.390 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.440    10.830    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124    10.954 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.783    11.737    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.118    11.855 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.468    12.323    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X51Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.649 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.797    13.446    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.570 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/wt_dcache_ctrl__LUT6_11/O
                         net (fo=1, routed)           0.433    14.003    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_8
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.127 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7/O
                         net (fo=3, routed)           0.724    14.851    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_4
    SLICE_X52Y38         LUT6 (Prop_lut6_I3_O)        0.124    14.975 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_8/O
                         net (fo=1, routed)           0.000    14.975    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_8_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.373    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.487 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.896    16.383    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.507 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.614    17.121    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.245 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.918    18.163    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X34Y39         LUT3 (Prop_lut3_I1_O)        0.150    18.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.617    18.930    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.328    19.258 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.530    19.788    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.124    19.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=6, routed)           0.610    20.522    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.118    20.640 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_98/O
                         net (fo=4, routed)           0.724    21.364    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_0
    SLICE_X23Y37         LUT5 (Prop_lut5_I0_O)        0.326    21.690 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_77/O
                         net (fo=4, routed)           1.219    22.909    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[3]
    RAMB36_X0Y8          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16284, routed)       1.622    23.477    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.944    
                         clock uncertainty           -0.082    23.861    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    23.329    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                         -22.909    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.872ns  (logic 4.015ns (68.378%)  route 1.857ns (31.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.868     7.128    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y95        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.459     7.587 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.857     9.445    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.001 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.001    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             21.646ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.642ns (22.900%)  route 2.161ns (77.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 23.480 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16284, routed)       1.803    -0.889    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X102Y4         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y4         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.997     0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X101Y5         LUT3 (Prop_lut3_I1_O)        0.124     0.750 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.164     1.914    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y8         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16284, routed)       1.625    23.480    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X105Y8         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.567    24.048    
                         clock uncertainty           -0.082    23.966    
    SLICE_X105Y8         FDCE (Recov_fdce_C_CLR)     -0.405    23.561    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.561    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 21.646    




