# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/62b6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/5030/sources_1/imports/Project" --include "../../../../project_1.srcs/sources_1/imports/Project" --include "../../../../project_1.srcs/sim_1/imports/Project" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/62b6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/5030/sources_1/imports/Project" --include "../../../../project_1.srcs/sources_1/imports/Project" --include "../../../../project_1.srcs/sim_1/imports/Project" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/MUL.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/ALUdesign.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_ALUdesign_1_0/sim/design_1_ALUdesign_1_0.sv" \

verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/62b6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/5030/sources_1/imports/Project" --include "../../../../project_1.srcs/sources_1/imports/Project" --include "../../../../project_1.srcs/sim_1/imports/Project" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/62b6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/5030/sources_1/imports/Project" --include "../../../../project_1.srcs/sources_1/imports/Project" --include "../../../../project_1.srcs/sim_1/imports/Project" \
"../../../../project_1.srcs/sim_1/imports/new/uart_rcvr.sv" \
"../../../../project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv" \
"../../../../project_1.srcs/sim_1/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
