// Seed: 1710681838
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  id_3(
      1
  );
  wire id_4, id_5;
  tri1 id_6, id_7;
  assign id_7 = 1;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output wire id_14,
    input wire id_15,
    output uwire id_16
    , id_24,
    input supply0 id_17,
    output tri1 id_18,
    input tri id_19,
    output wor id_20,
    output tri1 id_21,
    input uwire id_22
);
  module_0();
endmodule
