// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _product_2_HH_
#define _product_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_muleOg.h"

namespace ap_rtl {

struct product_2 : public sc_module {
    // Port declarations 4
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<13> > a_V;
    sc_in< sc_lv<12> > w_V;
    sc_out< sc_lv<13> > ap_return;


    // Module declarations
    product_2(sc_module_name name);
    SC_HAS_PROCESS(product_2);

    ~product_2();

    sc_trace_file* mVcdFile;

    myproject_mul_muleOg<1,1,13,12,25>* myproject_mul_muleOg_U268;
    sc_signal< sc_lv<25> > r_V_fu_43_p2;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return();
};

}

using namespace ap_rtl;

#endif
