=====
SETUP
0.729
17.560
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.560
=====
SETUP
0.729
17.560
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.560
=====
SETUP
0.729
17.560
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.560
=====
SETUP
0.733
17.557
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.557
=====
SETUP
0.900
17.389
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.389
=====
SETUP
0.900
17.389
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.389
=====
SETUP
0.932
17.357
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.357
=====
SETUP
0.932
17.357
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.357
=====
SETUP
1.077
17.212
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.701
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.345
16.672
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.212
=====
SETUP
1.116
17.173
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.173
=====
SETUP
1.116
17.173
18.289
u_v9958/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_vdp_command/n190_s3
8.481
9.051
u_v9958/u_vdp_command/n311_s2
9.225
9.780
u_v9958/u_vdp_command/n311_s0
10.209
10.764
u_v9958/u_vdp_command/n705_s0
11.437
11.986
u_v9958/u_vdp_command/n706_s0
11.986
12.022
u_v9958/u_vdp_command/n707_s0
12.022
12.057
u_v9958/u_vdp_command/n708_s0
12.057
12.092
u_v9958/u_vdp_command/n709_s0
12.092
12.127
u_v9958/u_vdp_command/n1790_s12
12.602
13.157
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.574
14.036
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.037
14.592
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.248
15.710
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s8
15.884
16.346
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.519
16.981
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.173
=====
SETUP
1.871
16.418
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/ff_y_test_en_s3
13.429
13.800
u_v9958/u_sprite/ff_y_test_en_s2
14.981
15.551
u_v9958/u_sprite/ff_y_test_en_s0
16.418
=====
SETUP
3.038
15.252
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n1527_s34
10.168
10.539
u_v9958/u_vdp_command/n1536_s32
11.232
11.749
u_v9958/u_vdp_command/n1536_s35
12.272
12.643
u_v9958/u_vdp_command/n1542_s28
13.623
14.140
u_v9958/u_vdp_command/n1542_s26
14.703
15.252
u_v9958/u_vdp_command/ff_vram_wdata_0_s0
15.252
=====
SETUP
3.048
15.242
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n191_s2
10.577
11.030
u_v9958/u_vdp_command/n218_s0
11.222
11.593
u_v9958/u_vdp_command/n725_s
12.432
12.803
u_v9958/u_vdp_command/n724_s
12.803
12.838
u_v9958/u_vdp_command/n723_s
12.838
12.873
u_v9958/u_vdp_command/n722_s
12.873
12.908
u_v9958/u_vdp_command/n721_s
12.908
12.943
u_v9958/u_vdp_command/n720_s
12.943
13.413
u_v9958/u_vdp_command/n1558_s27
13.826
14.279
u_v9958/u_vdp_command/n1558_s25
14.693
15.242
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0
15.242
=====
SETUP
3.088
15.201
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3179_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[4]_3_s0
15.201
=====
SETUP
3.120
15.169
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n191_s2
10.577
11.030
u_v9958/u_vdp_command/n218_s0
11.222
11.593
u_v9958/u_vdp_command/n725_s
12.432
12.803
u_v9958/u_vdp_command/n724_s
12.803
12.838
u_v9958/u_vdp_command/n723_s
12.838
12.873
u_v9958/u_vdp_command/n722_s
12.873
12.908
u_v9958/u_vdp_command/n721_s
12.908
12.943
u_v9958/u_vdp_command/n720_s
12.943
12.979
u_v9958/u_vdp_command/n719_s
12.979
13.014
u_v9958/u_vdp_command/n718_s
13.014
13.049
u_v9958/u_vdp_command/n717_s
13.049
13.519
u_v9958/u_vdp_command/n1555_s28
13.932
14.385
u_v9958/u_vdp_command/n1555_s26
14.798
15.169
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.169
=====
SETUP
3.129
15.160
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3179_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[4]_0_s0
15.160
=====
SETUP
3.129
15.160
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3179_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[4]_2_s0
15.160
=====
SETUP
3.148
15.141
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n191_s2
10.577
11.030
u_v9958/u_vdp_command/n218_s0
11.222
11.593
u_v9958/u_vdp_command/n725_s
12.432
12.803
u_v9958/u_vdp_command/n724_s
12.803
12.838
u_v9958/u_vdp_command/n723_s
12.838
12.873
u_v9958/u_vdp_command/n722_s
12.873
12.908
u_v9958/u_vdp_command/n721_s
12.908
12.943
u_v9958/u_vdp_command/n720_s
12.943
12.979
u_v9958/u_vdp_command/n719_s
12.979
13.449
u_v9958/u_vdp_command/n1557_s27
13.619
14.174
u_v9958/u_vdp_command/n1557_s25
14.571
15.141
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0
15.141
=====
SETUP
3.228
15.061
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n191_s2
10.577
11.030
u_v9958/u_vdp_command/n218_s0
11.222
11.593
u_v9958/u_vdp_command/n725_s
12.432
12.803
u_v9958/u_vdp_command/n724_s
12.803
12.838
u_v9958/u_vdp_command/n723_s
12.838
12.873
u_v9958/u_vdp_command/n722_s
12.873
12.908
u_v9958/u_vdp_command/n721_s
12.908
13.378
u_v9958/u_vdp_command/n1559_s27
13.549
14.002
u_v9958/u_vdp_command/n1559_s25
14.491
15.061
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0
15.061
=====
SETUP
3.234
15.055
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.334
8.705
u_v9958/u_vdp_command/n1537_s27
8.893
9.448
u_v9958/u_vdp_command/n191_s2
10.577
11.030
u_v9958/u_vdp_command/n218_s0
11.222
11.593
u_v9958/u_vdp_command/n966_s
12.553
12.924
u_v9958/u_vdp_command/n965_s
12.924
12.959
u_v9958/u_vdp_command/n964_s
12.959
12.994
u_v9958/u_vdp_command/n963_s
12.994
13.029
u_v9958/u_vdp_command/n962_s
13.029
13.064
u_v9958/u_vdp_command/n961_s
13.064
13.100
u_v9958/u_vdp_command/n960_s
13.100
13.135
u_v9958/u_vdp_command/n959_s
13.135
13.170
u_v9958/u_vdp_command/n958_s
13.170
13.640
u_v9958/u_vdp_command/n1575_s22
14.130
14.592
u_v9958/u_vdp_command/n1575_s21
14.593
15.055
u_v9958/u_vdp_command/ff_dx_tmp_8_s0
15.055
=====
SETUP
3.266
15.023
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3159_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[2]_1_s0
15.023
=====
SETUP
3.266
15.023
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3159_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[2]_3_s0
15.023
=====
SETUP
3.270
15.020
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3189_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[5]_1_s0
15.020
=====
SETUP
3.270
15.020
18.289
u_sdram/ff_sdr_read_data_2_s0
6.928
7.160
u_v9958/w_vram_data_2_s0
8.937
9.390
u_v9958/u_sprite/w_listup_y_2_s
10.619
10.990
u_v9958/u_sprite/w_listup_y_3_s
10.990
11.460
u_v9958/u_sprite/n3139_s6
11.469
12.039
u_v9958/u_sprite/n3139_s4
12.040
12.493
u_v9958/u_sprite/n3139_s1
13.158
13.713
u_v9958/u_sprite/n3189_s0
14.148
14.475
u_v9958/u_sprite/ff_render_planes[5]_4_s0
15.020
=====
HOLD
0.074
6.491
6.417
u_v9958/u_vdp_register/palette_data_g_in_1_s0
6.168
6.369
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.074
6.491
6.417
u_v9958/u_vdp_register/palette_data_rb_in_2_s0
6.168
6.369
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.076
6.493
6.417
u_v9958/u_vdp_register/palette_data_rb_in_0_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.192
6.370
6.178
u_v9958/u_ssg/u_hvcounter/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.192
6.370
6.178
u_v9958/u_ssg/u_hvcounter/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.202
6.619
6.417
u_v9958/u_vdp_register/palette_data_rb_in_1_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.619
=====
HOLD
0.205
6.491
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0
6.168
6.369
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.207
6.493
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.213
6.631
6.417
u_v9958/u_vdp_register/palette_data_g_in_2_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_vdp_register/palette_data_rb_in_6_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_vdp_register/palette_data_rb_in_5_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_x_0_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_color_3_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_color_2_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.324
6.503
6.179
u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9
6.168
6.370
u_v9958/u_vdp_colordec/w_video_r_vdp_4_s0
6.503
=====
HOLD
0.335
6.753
6.417
u_v9958/u_vdp_register/palette_data_rb_in_4_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.344
6.631
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.417
6.726
6.309
u_v9958/u_sprite/ff_line_buf_disp_we_s0
6.168
6.369
u_v9958/u_sprite/w_ram_odd_we_s0
6.494
6.726
u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.726
=====
HOLD
0.417
6.726
6.309
u_v9958/u_sprite/ff_line_buf_disp_we_s0
6.168
6.369
u_v9958/u_sprite/w_ram_even_we_s0
6.494
6.726
u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.726
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_lcd/ff_h_cnt_10_s3
6.168
6.370
u_v9958/u_vdp_lcd/n107_s5
6.373
6.605
u_v9958/u_vdp_lcd/ff_h_cnt_10_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_register/vdp_r16_pal_num_3_s0
6.168
6.370
u_v9958/u_vdp_register/n1038_s0
6.373
6.605
u_v9958/u_vdp_register/vdp_r16_pal_num_3_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/ff_line_buf_disp_x_2_s0
6.168
6.370
u_v9958/u_sprite/n2437_s0
6.373
6.605
u_v9958/u_sprite/ff_line_buf_disp_x_2_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/ff_draw_x_8_s0
6.168
6.370
u_v9958/u_sprite/n1726_s0
6.373
6.605
u_v9958/u_sprite/ff_draw_x_8_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.168
6.370
u_v9958/u_sprite/n1918_s3
6.373
6.605
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.605
