yosys-cxxrtl-playground
=======================
From [wokwi-builders/verilog-cxxrtl at main · wokwi/wokwi-builders](https://github.com/wokwi/wokwi-builders/tree/main/verilog-cxxrtl)

### Tutorials
- [CXXRTL, a Yosys Simulation Backend | Electronics etc…](https://tomverbeure.github.io/2020/08/08/CXXRTL-the-New-Yosys-Simulation-Backend.html#dumping-vcd-waveforms)
  - VCD waveforms (Using [GTKWave](https://gtkwave.sourceforge.net/))
    - [tomverbeure/cxxrtl_eval: Experiments with Yosys cxxrtl backend](https://github.com/tomverbeure/cxxrtl_eval)
      - [cxxrtl_eval/blink_vcd at master · tomverbeure/cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval/tree/master/blink_vcd)
      - [cxxrtl_eval/blink_introspect at master · tomverbeure/cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval/tree/master/blink_introspect)
- [write_cxxrtl - convert design to C++ RTL simulation - YosysHQ Yosys 0.47 documentation](https://yosyshq.readthedocs.io/projects/yosys/en/0.47/cmd/write_cxxrtl.html)
