{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488926348961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488926348971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 14:39:08 2017 " "Processing started: Tue Mar 07 14:39:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488926348971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926348971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926348971 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1488926349566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers " "Found entity 1: nios_system_checkers" {  } { { "cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_irq_mapper " "Found entity 1: nios_system_checkers_irq_mapper" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0 " "Found entity 1: nios_system_checkers_mm_interconnect_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359239 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_demux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_003_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359254 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_003 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_003" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_002_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359257 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_002 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_002" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_001_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359259 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_001 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488926359260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359261 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router " "Found entity 2: nios_system_checkers_mm_interconnect_0_router" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_row8 " "Found entity 1: nios_system_checkers_row8" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receivestate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receivestate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_receiveState " "Found entity 1: nios_system_checkers_receiveState" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receiveState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receiveState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendstate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_sendState " "Found entity 1: nios_system_checkers_sendState" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_onchip_memory2_0 " "Found entity 1: nios_system_checkers_onchip_memory2_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_system_checkers_nios2_qsys_0_register_bank_a_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_system_checkers_nios2_qsys_0_register_bank_b_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkers_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_system_checkers_nios2_qsys_0_nios2_oci_debug" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkers_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_system_checkers_nios2_qsys_0_ociram_sp_ram_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkers_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_system_checkers_nios2_qsys_0_nios2_ocimem" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_checkers_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_system_checkers_nios2_qsys_0_nios2_avalon_reg" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_checkers_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_system_checkers_nios2_qsys_0_nios2_oci_break" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_checkers_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_system_checkers_nios2_qsys_0_nios2_oci_xbrk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_checkers_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_system_checkers_nios2_qsys_0_nios2_oci_dbrk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_checkers_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_system_checkers_nios2_qsys_0_nios2_oci_itrace" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_checkers_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_system_checkers_nios2_qsys_0_nios2_oci_td_mode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_checkers_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_system_checkers_nios2_qsys_0_nios2_oci_dtrace" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_checkers_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_checkers_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_checkers_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_system_checkers_nios2_qsys_0_nios2_oci_pib" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_checkers_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_system_checkers_nios2_qsys_0_nios2_oci_im" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_checkers_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_system_checkers_nios2_qsys_0_nios2_performance_monitors" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_checkers_nios2_qsys_0_nios2_oci " "Found entity 20: nios_system_checkers_nios2_qsys_0_nios2_oci" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_checkers_nios2_qsys_0 " "Found entity 21: nios_system_checkers_nios2_qsys_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_checkers_nios2_qsys_0_oci_test_bench" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_test_bench " "Found entity 1: nios_system_checkers_nios2_qsys_0_test_bench" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_checkers_jtag_uart_0_sim_scfifo_w" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359309 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_checkers_jtag_uart_0_scfifo_w" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359309 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkers_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_checkers_jtag_uart_0_sim_scfifo_r" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359309 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkers_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_checkers_jtag_uart_0_scfifo_r" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359309 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkers_jtag_uart_0 " "Found entity 5: nios_system_checkers_jtag_uart_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1488926359310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DFlipFlop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms.v 2 2 " "Found 2 design units, including 2 entities, in source file comms.v" { { "Info" "ISGN_ENTITY_NAME" "1 comms " "Found entity 1: comms" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359315 ""} { "Info" "ISGN_ENTITY_NAME" "2 commsTestBench " "Found entity 2: commsTestBench" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5TopLevel.v(117) " "Verilog HDL information at lab5TopLevel.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1488926359316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5TopLevel " "Found entity 1: lab5TopLevel" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 2 2 " "Found 2 design units, including 2 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359318 ""} { "Info" "ISGN_ENTITY_NAME" "2 boardTestBench " "Found entity 2: boardTestBench" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926359318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926359318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sendFromComms lab5TopLevel.v(102) " "Verilog HDL Implicit Net warning at lab5TopLevel.v(102): created implicit net for \"sendFromComms\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359319 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1488926359329 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1488926359329 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1488926359330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1488926359333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5TopLevel " "Elaborating entity \"lab5TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488926359397 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..3\] lab5TopLevel.v(8) " "Output port \"LEDR\[5..3\]\" at lab5TopLevel.v(8) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1488926359398 "|lab5TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "lab5TopLevel.v" "cdiv" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms comms:com " "Elaborating entity \"comms\" for hierarchy \"comms:com\"" {  } { { "lab5TopLevel.v" "com" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:vga " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:vga\"" {  } { { "lab5TopLevel.v" "vga" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:vga\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:vga\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359439 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359439 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:boardGen " "Elaborating entity \"board\" for hierarchy \"board:boardGen\"" {  } { { "lab5TopLevel.v" "boardGen" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xAdjusted board.v(10) " "Verilog HDL or VHDL warning at board.v(10): object \"xAdjusted\" assigned a value but never read" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yAdjusted board.v(10) " "Verilog HDL or VHDL warning at board.v(10): object \"yAdjusted\" assigned a value but never read" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RADIUS board.v(15) " "Verilog HDL or VHDL warning at board.v(15): object \"RADIUS\" assigned a value but never read" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 board.v(21) " "Verilog HDL assignment warning at board.v(21): truncated value with size 32 to match size of target (6)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 board.v(22) " "Verilog HDL assignment warning at board.v(22): truncated value with size 32 to match size of target (6)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 board.v(23) " "Verilog HDL assignment warning at board.v(23): truncated value with size 32 to match size of target (3)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 board.v(24) " "Verilog HDL assignment warning at board.v(24): truncated value with size 32 to match size of target (3)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 board.v(25) " "Verilog HDL assignment warning at board.v(25): truncated value with size 32 to match size of target (1)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 board.v(28) " "Verilog HDL assignment warning at board.v(28): truncated value with size 32 to match size of target (8)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488926359441 "|lab5TopLevel|board:boardGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "lab5TopLevel.v" "h0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359442 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div0\"" {  } { { "board.v" "Div0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926359926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div1\"" {  } { { "board.v" "Div1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926359926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1488926359926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926359964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926359964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926359964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926359964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926359964 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488926359964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926360036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926360037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926360037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926360037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488926360037 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488926360037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488926360097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1488926360247 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1488926360272 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1488926360272 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1488926360273 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1488926360273 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1488926360273 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] VCC pin " "The pin \"GPIO_0\[2\]\" is fed by VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1488926360273 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1488926360273 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|transfer comms:com\|transfer~_emulated comms:com\|transfer~1 " "Register \"comms:com\|transfer\" is converted into an equivalent circuit using register \"comms:com\|transfer~_emulated\" and latch \"comms:com\|transfer~1\"" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1488926360278 "|lab5TopLevel|comms:com|transfer"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1488926360278 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926360370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926360370 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1488926360370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488926360371 "|lab5TopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1488926360371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488926360471 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[4\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[4\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1488926360622 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO_0\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO_0\[5\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1488926360622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488926360726 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 24 " "Ignored 24 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 65 " "Ignored 65 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 52 " "Ignored 52 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 36 " "Ignored 36 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers 18 " "Ignored 18 assignments for entity \"nios_system_checkers\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_system_checkers_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_jtag_uart_0 23 " "Ignored 23 assignments for entity \"nios_system_checkers_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_system_checkers_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_001 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_002 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_003 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_nios2_qsys_0 99 " "Ignored 99 assignments for entity \"nios_system_checkers_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_onchip_memory2_0 30 " "Ignored 30 assignments for entity \"nios_system_checkers_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_receiveState 23 " "Ignored 23 assignments for entity \"nios_system_checkers_receiveState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_row8 25 " "Ignored 25 assignments for entity \"nios_system_checkers_row8\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_sendState 22 " "Ignored 22 assignments for entity \"nios_system_checkers_sendState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488926360746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926360786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488926361683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488926361683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488926361770 "|lab5TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1488926361770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "516 " "Implemented 516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488926361773 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488926361773 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1488926361773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488926361773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488926361773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "960 " "Peak virtual memory: 960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488926361813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 14:39:21 2017 " "Processing ended: Tue Mar 07 14:39:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488926361813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488926361813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488926361813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488926361813 ""}
