(librepcb_symbol 9bfa0346-d52c-4aed-9f21-ae14b8924284
 (name "AND2_m")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-12T21:13:25Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 6d8fb5fd-275a-4cb4-a0f5-0f43b98756f8 (name "A")
  (position -12.7 5.08) (rotation 0.0) (length 4.6)
 )
 (pin c300deef-a6ff-4a5c-abc2-71b3188fdfc6 (name "B")
  (position -12.7 -5.08) (rotation 0.0) (length 4.6)
 )
 (pin b3e32977-24b6-4d2c-be83-353c2696c7c1 (name "OUT")
  (position 12.7 0.0) (rotation 180.0) (length 4.6)
 )
 (polygon 436b403a-f4c3-4288-b91a-374a178d27f3 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -8.128 6.604) (angle 0.0))
  (vertex (position 1.524 6.604) (angle -180.0))
  (vertex (position 1.524 -6.604) (angle 0.0))
  (vertex (position -8.128 -6.604) (angle 0.0))
  (vertex (position -8.128 6.604) (angle 0.0))
 )
 (text 45e92953-eed4-4983-8967-4e174ab7862c (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -7.62 -10.16) (rotation 0.0)
 )
 (text 867b3f60-6596-4ead-a511-610654f06f05 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -7.62 7.62) (rotation 0.0)
 )
)
