A Joint Optimization of Buffer and Splitter Insertion
Running Benchmarks:
['c499']

Parsed Circuit c499 has gate count 387
Solving Initial Levels with 7709 constraints
No Improvement Found in Iteration 3 at cost 1219
Inserting Buffers
Network is Appropriately Balanced
Recovered Inserted Cost:1219
Buffers = 965
Splitters = 254
Total Time: 1.5935673713684082 seconds 
Time in phase assignment 0.15772509574890137 
Time in tree construction 1.409069299697876 


{1: 41, 7: 69, 8: 56, 4: 87, 5: 68, 10: 61, 11: 48, 13: 48, 14: 40, 3: 68, 6: 72, 9: 56, 16: 46, 18: 53, 20: 53, 21: 52, 19: 52, 22: 51, 24: 48, 26: 56, 28: 64, 30: 48, 31: 32, 29: 48, 32: 32, 2: 41, 15: 40, 12: 48, 17: 46, 23: 51, 25: 48, 27: 56}
Total Cells: 1679
Max Depth: 32
Max Width: 87
Average Width per Depth: 52.46875
Number of Primary Inputs: 41
top
Parameters
Phases:4
Maximum Phase Skips:0
Splitter Fanout Limit:4


Summary of Results
Benchmark | Total Buffer/Splitter Cost
c499  |  1219
