Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 20 21:23:09 2024
| Host         : eecs-digital-23 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 x_com_2_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 8.121ns (58.162%)  route 5.842ns (41.838%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 11.390 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.575    -2.461    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1066, routed)        1.572    -2.464    clk_pixel
    SLICE_X51Y1          FDRE                                         r  x_com_2_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  x_com_2_reg[3]_replica/Q
                         net (fo=2, routed)           0.722    -1.285    line_blue_pipeline_ps9/x_com_2[3]_repN_alias
    SLICE_X48Y1          LUT4 (Prop_lut4_I0_O)        0.124    -1.161 r  line_blue_pipeline_ps9/in_line4_i_76/O
                         net (fo=1, routed)           0.000    -1.161    line_blue_pipeline_ps9/in_line4_i_76_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.611 r  line_blue_pipeline_ps9/in_line4_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.611    line_blue_pipeline_ps9/in_line4_i_49_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.454 r  line_blue_pipeline_ps9/in_line4_i_40/CO[1]
                         net (fo=65, routed)          0.703     0.249    line_blue_pipeline_ps9/x_com_reg[10][0]
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.329     0.578 r  line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3_i_62/O
                         net (fo=3, routed)           0.315     0.893    line/in_line4_i_38_0[4]
    SLICE_X47Y1          LUT6 (Prop_lut6_I4_O)        0.124     1.017 r  line/in_line4_i_42_comp_1/O
                         net (fo=1, routed)           0.000     1.017    line/in_line4_i_42_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.415 r  line/in_line4_i_38/CO[3]
                         net (fo=20, routed)          1.401     2.816    line/in_line8
    SLICE_X48Y5          LUT4 (Prop_lut4_I0_O)        0.124     2.940 r  line/in_line4_i_25/O
                         net (fo=1, routed)           0.000     2.940    line/in_line4_i_25_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.490 r  line/in_line4_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.490    line/in_line4_i_3_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  line/in_line4_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.604    line/in_line4_i_2_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.938 r  line/in_line4_i_1/O[1]
                         net (fo=1, routed)           0.710     4.647    line/in_line4_i_1_n_6
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_B[9]_P[2])
                                                      3.835     8.482 r  line/in_line4/P[2]
                         net (fo=8, routed)           1.076     9.558    line/in_line4_n_103
    SLICE_X55Y2          LUT4 (Prop_lut4_I3_O)        0.124     9.682 r  line/delayed_pipe_reg[2][0]_srl3_i_122/O
                         net (fo=1, routed)           0.000     9.682    line/delayed_pipe_reg[2][0]_srl3_i_122_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.232 r  line/delayed_pipe_reg[2][0]_srl3_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.232    line/delayed_pipe_reg[2][0]_srl3_i_81_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  line/delayed_pipe_reg[2][0]_srl3_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.346    line/delayed_pipe_reg[2][0]_srl3_i_27_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  line/delayed_pipe_reg[2][0]_srl3_i_5/CO[3]
                         net (fo=1, routed)           0.915    11.375    line/in_line21_in
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.499 r  line/delayed_pipe_reg[2][0]_srl3_i_1/O
                         net (fo=1, routed)           0.000    11.499    line_blue_pipeline_ps9/line_blue[0]
    SLICE_X53Y8          FDRE                                         r  line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.457    11.396    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1066, routed)        1.451    11.390    line_blue_pipeline_ps9/clk_pixel
    SLICE_X53Y8          FDRE                                         r  line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3_srlopt/C
                         clock pessimism             -0.413    10.977    
                         clock uncertainty           -0.210    10.768    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)        0.031    10.799    line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3_srlopt
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 -0.700    




