

================================================================
== Vitis HLS Report for 'compute_add'
================================================================
* Date:           Wed Jul 30 20:30:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     120|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      77|    -|
|Register             |        -|     -|       66|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       66|     197|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_104_p2  |         +|   0|  0|  38|          31|           1|
    |out_stream_din      |         +|   0|  0|  39|          32|          32|
    |icmp_ln49_fu_99_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state2     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 120|          97|          67|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  14|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |i_fu_50           |   9|          2|   31|         62|
    |in1_stream_blk_n  |   9|          2|    1|          2|
    |in2_stream_blk_n  |   9|          2|    1|          2|
    |out_stream_blk_n  |   9|          2|    1|          2|
    |size_blk_n        |   9|          2|    1|          2|
    |size_c_blk_n      |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         17|   38|         77|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_fu_50         |  31|   0|   31|          0|
    |size_2_reg_129  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|in1_stream_dout            |   in|   32|     ap_fifo|    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    3|     ap_fifo|    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    3|     ap_fifo|    in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|    in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    3|     ap_fifo|    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    3|     ap_fifo|    in2_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    3|     ap_fifo|    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    3|     ap_fifo|    out_stream|       pointer|
|size_dout                  |   in|   32|     ap_fifo|          size|       pointer|
|size_empty_n               |   in|    1|     ap_fifo|          size|       pointer|
|size_read                  |  out|    1|     ap_fifo|          size|       pointer|
|size_num_data_valid        |   in|    3|     ap_fifo|          size|       pointer|
|size_fifo_cap              |   in|    3|     ap_fifo|          size|       pointer|
|size_c_din                 |  out|   32|     ap_fifo|        size_c|       pointer|
|size_c_full_n              |   in|    1|     ap_fifo|        size_c|       pointer|
|size_c_write               |  out|    1|     ap_fifo|        size_c|       pointer|
|size_c_num_data_valid      |   in|    3|     ap_fifo|        size_c|       pointer|
|size_c_fifo_cap            |   in|    3|     ap_fifo|        size_c|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

