

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3'
================================================================
* Date:           Wed Apr  9 14:21:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4110|     4110|  41.100 us|  41.100 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Attention_Loop_VITIS_LOOP_48_3  |     4108|     4108|        14|          1|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    134|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     410|    780|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     335|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     745|   1041|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U16  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4|  410|  780|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_169_p2            |         +|   0|  0|  14|          13|           1|
    |add_ln46_fu_186_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln48_fu_254_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln50_fu_236_p2              |         +|   0|  0|  12|          12|          12|
    |O_out_last_fu_248_p2            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |cmp73_fu_226_p2                 |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln46_fu_163_p2             |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln48_fu_192_p2             |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln52_fu_242_p2             |      icmp|   0|  0|  14|           7|           6|
    |select_ln46_1_fu_206_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln46_fu_198_p3           |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 134|          78|          61|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |O_tile_out_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   13|         26|
    |col_fu_68                               |   9|          2|    7|         14|
    |indvar_flatten13_fu_76                  |   9|          2|   13|         26|
    |row_fu_72                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |K_tile_load_reg_335                |  32|   0|   32|          0|
    |O_out_last_reg_310                 |   1|   0|    1|          0|
    |Q_tile_load_reg_330                |  32|   0|   32|          0|
    |V_tile_load_reg_350                |  32|   0|   32|          0|
    |add_ln50_reg_305                   |  12|   0|   12|          0|
    |add_reg_345                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |col_fu_68                          |   7|   0|    7|          0|
    |indvar_flatten13_fu_76             |  13|   0|   13|          0|
    |row_fu_72                          |   7|   0|    7|          0|
    |zext_ln50_1_reg_315                |  12|   0|   64|         52|
    |O_out_last_reg_310                 |  64|  32|    1|          0|
    |zext_ln50_1_reg_315                |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 335|  64|  324|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|O_tile_out_TREADY  |   in|    1|        axis|                                O_tile_out_V_data_V|       pointer|
|O_tile_out_TDATA   |  out|   32|        axis|                                O_tile_out_V_data_V|       pointer|
|Q_tile_address0    |  out|   12|   ap_memory|                                             Q_tile|         array|
|Q_tile_ce0         |  out|    1|   ap_memory|                                             Q_tile|         array|
|Q_tile_q0          |   in|   32|   ap_memory|                                             Q_tile|         array|
|K_tile_address0    |  out|   12|   ap_memory|                                             K_tile|         array|
|K_tile_ce0         |  out|    1|   ap_memory|                                             K_tile|         array|
|K_tile_q0          |   in|   32|   ap_memory|                                             K_tile|         array|
|V_tile_address0    |  out|   12|   ap_memory|                                             V_tile|         array|
|V_tile_ce0         |  out|    1|   ap_memory|                                             V_tile|         array|
|V_tile_q0          |   in|   32|   ap_memory|                                             V_tile|         array|
|O_tile_out_TVALID  |  out|    1|        axis|                                O_tile_out_V_last_V|       pointer|
|O_tile_out_TLAST   |  out|    1|        axis|                                O_tile_out_V_last_V|       pointer|
|O_tile_out_TKEEP   |  out|    4|        axis|                                O_tile_out_V_keep_V|       pointer|
|O_tile_out_TSTRB   |  out|    4|        axis|                                O_tile_out_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [flashattn.cpp:48]   --->   Operation 17 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [flashattn.cpp:46]   --->   Operation 18 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 0, i1 %O_tile_out_V_last_V, i1 0, i1 0, void @empty_1"   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %O_tile_out_V_last_V, i4 %O_tile_out_V_strb_V, i4 %O_tile_out_V_keep_V, i32 %O_tile_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten13"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln46 = store i7 0, i7 %row" [flashattn.cpp:46]   --->   Operation 23 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 0, i7 %col" [flashattn.cpp:48]   --->   Operation 24 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body55" [flashattn.cpp:46]   --->   Operation 25 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i13 %indvar_flatten13" [flashattn.cpp:46]   --->   Operation 26 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%icmp_ln46 = icmp_eq  i13 %indvar_flatten13_load, i13 4096" [flashattn.cpp:46]   --->   Operation 27 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.67ns)   --->   "%add_ln46_1 = add i13 %indvar_flatten13_load, i13 1" [flashattn.cpp:46]   --->   Operation 28 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc79, void %for.end81.exitStub" [flashattn.cpp:46]   --->   Operation 29 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln46 = store i13 %add_ln46_1, i13 %indvar_flatten13" [flashattn.cpp:46]   --->   Operation 30 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [flashattn.cpp:48]   --->   Operation 31 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [flashattn.cpp:46]   --->   Operation 32 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln46 = add i7 %row_load, i7 1" [flashattn.cpp:46]   --->   Operation 33 'add' 'add_ln46' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%icmp_ln48 = icmp_eq  i7 %col_load, i7 64" [flashattn.cpp:48]   --->   Operation 34 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln46 = select i1 %icmp_ln48, i7 0, i7 %col_load" [flashattn.cpp:46]   --->   Operation 35 'select' 'select_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln46_1 = select i1 %icmp_ln48, i7 %add_ln46, i7 %row_load" [flashattn.cpp:46]   --->   Operation 36 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %select_ln46_1" [flashattn.cpp:50]   --->   Operation 37 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0" [flashattn.cpp:50]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.87ns)   --->   "%cmp73 = icmp_eq  i7 %select_ln46_1, i7 63" [flashattn.cpp:46]   --->   Operation 39 'icmp' 'cmp73' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln46" [flashattn.cpp:50]   --->   Operation 40 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln50 = add i12 %tmp_2, i12 %zext_ln50" [flashattn.cpp:50]   --->   Operation 41 'add' 'add_ln50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln52 = icmp_eq  i7 %select_ln46, i7 63" [flashattn.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%O_out_last = and i1 %cmp73, i1 %icmp_ln52" [flashattn.cpp:52]   --->   Operation 43 'and' 'O_out_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %select_ln46, i7 1" [flashattn.cpp:48]   --->   Operation 44 'add' 'add_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln46 = store i7 %select_ln46_1, i7 %row" [flashattn.cpp:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %col" [flashattn.cpp:48]   --->   Operation 46 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %add_ln50" [flashattn.cpp:50]   --->   Operation 47 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Q_tile_addr = getelementptr i32 %Q_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 48 'getelementptr' 'Q_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%K_tile_addr = getelementptr i32 %K_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 49 'getelementptr' 'K_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%Q_tile_load = load i12 %Q_tile_addr" [flashattn.cpp:50]   --->   Operation 50 'load' 'Q_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%K_tile_load = load i12 %K_tile_addr" [flashattn.cpp:50]   --->   Operation 51 'load' 'K_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Q_tile_load = load i12 %Q_tile_addr" [flashattn.cpp:50]   --->   Operation 52 'load' 'Q_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%K_tile_load = load i12 %K_tile_addr" [flashattn.cpp:50]   --->   Operation 53 'load' 'K_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 54 [5/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 55 [4/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 55 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 56 [3/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 56 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%V_tile_addr = getelementptr i32 %V_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 57 'getelementptr' 'V_tile_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%V_tile_load = load i12 %V_tile_addr" [flashattn.cpp:50]   --->   Operation 59 'load' 'V_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [1/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 60 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/2] ( I:3.25ns O:3.25ns )   --->   "%V_tile_load = load i12 %V_tile_addr" [flashattn.cpp:50]   --->   Operation 61 'load' 'V_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 62 [5/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 62 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 63 [4/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 63 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 64 [3/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 64 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 65 [2/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 65 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Attention_Loop_VITIS_LOOP_48_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [flashattn.cpp:48]   --->   Operation 68 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 69 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %O_out_data" [flashattn.cpp:54]   --->   Operation 70 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 %O_tile_out_V_last_V, i32 %bitcast_ln54, i4 15, i4 0, i1 %O_out_last" [flashattn.cpp:54]   --->   Operation 71 'write' 'write_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body55" [flashattn.cpp:48]   --->   Operation 72 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Q_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ O_tile_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ O_tile_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ O_tile_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ O_tile_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca             ) [ 011000000000000]
row                     (alloca             ) [ 011000000000000]
indvar_flatten13        (alloca             ) [ 010000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000000000000]
specinterface_ln0       (specinterface      ) [ 000000000000000]
store_ln0               (store              ) [ 000000000000000]
store_ln46              (store              ) [ 000000000000000]
store_ln48              (store              ) [ 000000000000000]
br_ln46                 (br                 ) [ 000000000000000]
indvar_flatten13_load   (load               ) [ 000000000000000]
icmp_ln46               (icmp               ) [ 011111111111110]
add_ln46_1              (add                ) [ 000000000000000]
br_ln46                 (br                 ) [ 000000000000000]
store_ln46              (store              ) [ 000000000000000]
col_load                (load               ) [ 000000000000000]
row_load                (load               ) [ 000000000000000]
add_ln46                (add                ) [ 000000000000000]
icmp_ln48               (icmp               ) [ 000000000000000]
select_ln46             (select             ) [ 000000000000000]
select_ln46_1           (select             ) [ 000000000000000]
trunc_ln50              (trunc              ) [ 000000000000000]
tmp_2                   (bitconcatenate     ) [ 000000000000000]
cmp73                   (icmp               ) [ 000000000000000]
zext_ln50               (zext               ) [ 000000000000000]
add_ln50                (add                ) [ 010100000000000]
icmp_ln52               (icmp               ) [ 000000000000000]
O_out_last              (and                ) [ 010111111111111]
add_ln48                (add                ) [ 000000000000000]
store_ln46              (store              ) [ 000000000000000]
store_ln48              (store              ) [ 000000000000000]
zext_ln50_1             (zext               ) [ 010011111000000]
Q_tile_addr             (getelementptr      ) [ 010010000000000]
K_tile_addr             (getelementptr      ) [ 010010000000000]
Q_tile_load             (load               ) [ 010001111100000]
K_tile_load             (load               ) [ 010001111100000]
V_tile_addr             (getelementptr      ) [ 010000000100000]
add                     (fadd               ) [ 010000000011111]
V_tile_load             (load               ) [ 010000000011111]
specloopname_ln0        (specloopname       ) [ 000000000000000]
speclooptripcount_ln0   (speclooptripcount  ) [ 000000000000000]
specpipeline_ln48       (specpipeline       ) [ 000000000000000]
O_out_data              (fadd               ) [ 000000000000000]
bitcast_ln54            (bitcast            ) [ 000000000000000]
write_ln54              (write              ) [ 000000000000000]
br_ln48                 (br                 ) [ 000000000000000]
ret_ln0                 (ret                ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Q_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="K_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_tile">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="O_tile_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_tile_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="O_tile_out_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_tile_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="O_tile_out_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_tile_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="O_tile_out_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_tile_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_Loop_VITIS_LOOP_48_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="col_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="row_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten13_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln54_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="1" slack="12"/>
<pin id="90" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/14 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Q_tile_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_tile_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="K_tile_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_tile_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_tile_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_tile_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="V_tile_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="5"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_tile_addr/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_tile_load/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="O_out_data/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="13" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln46_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln48_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten13_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln46_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln46_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln46_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="0"/>
<pin id="177" dir="0" index="1" bw="13" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="col_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="1"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="row_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="1"/>
<pin id="185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln46_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln48_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln46_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln46_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln50_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cmp73_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp73/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln50_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln50_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln52_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="O_out_last_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="O_out_last/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln48_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln46_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="1"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln48_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="1"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln50_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bitcast_ln54_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/14 "/>
</bind>
</comp>

<comp id="280" class="1005" name="col_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="287" class="1005" name="row_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten13_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln46_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="12"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln50_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="310" class="1005" name="O_out_last_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="12"/>
<pin id="312" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="O_out_last "/>
</bind>
</comp>

<comp id="315" class="1005" name="zext_ln50_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="5"/>
<pin id="317" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="Q_tile_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Q_tile_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="K_tile_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="1"/>
<pin id="327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="K_tile_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="Q_tile_load_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Q_tile_load "/>
</bind>
</comp>

<comp id="335" class="1005" name="K_tile_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_tile_load "/>
</bind>
</comp>

<comp id="340" class="1005" name="V_tile_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="V_tile_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="350" class="1005" name="V_tile_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_tile_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="62" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="98" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="105" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="192" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="186" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="183" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="206" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="198" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="218" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="198" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="226" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="198" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="206" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="254" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="278"><net_src comp="141" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="283"><net_src comp="68" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="290"><net_src comp="72" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="297"><net_src comp="76" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="304"><net_src comp="163" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="236" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="313"><net_src comp="248" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="318"><net_src comp="270" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="323"><net_src comp="98" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="328"><net_src comp="105" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="333"><net_src comp="112" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="338"><net_src comp="118" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="343"><net_src comp="124" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="348"><net_src comp="137" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="353"><net_src comp="131" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: O_tile_out_V_data_V | {14 }
	Port: O_tile_out_V_keep_V | {14 }
	Port: O_tile_out_V_strb_V | {14 }
	Port: O_tile_out_V_last_V | {14 }
 - Input state : 
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : Q_tile | {3 4 }
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : K_tile | {3 4 }
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : V_tile | {8 9 }
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : O_tile_out_V_data_V | {}
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : O_tile_out_V_keep_V | {}
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : O_tile_out_V_strb_V | {}
	Port: flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 : O_tile_out_V_last_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln46 : 1
		store_ln48 : 1
		indvar_flatten13_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		store_ln46 : 3
	State 2
		add_ln46 : 1
		icmp_ln48 : 1
		select_ln46 : 2
		select_ln46_1 : 2
		trunc_ln50 : 3
		tmp_2 : 4
		cmp73 : 3
		zext_ln50 : 3
		add_ln50 : 5
		icmp_ln52 : 3
		O_out_last : 4
		add_ln48 : 3
		store_ln46 : 3
		store_ln48 : 4
	State 3
		Q_tile_addr : 1
		K_tile_addr : 1
		Q_tile_load : 2
		K_tile_load : 2
	State 4
	State 5
	State 6
	State 7
	State 8
		V_tile_load : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		bitcast_ln54 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_137       |    2    |   205   |   390   |
|          |       grp_fu_141       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln46_fu_163    |    0    |    0    |    14   |
|   icmp   |    icmp_ln48_fu_192    |    0    |    0    |    14   |
|          |      cmp73_fu_226      |    0    |    0    |    14   |
|          |    icmp_ln52_fu_242    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln46_1_fu_169   |    0    |    0    |    14   |
|    add   |     add_ln46_fu_186    |    0    |    0    |    14   |
|          |     add_ln50_fu_236    |    0    |    0    |    12   |
|          |     add_ln48_fu_254    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln46_fu_198   |    0    |    0    |    7    |
|          |  select_ln46_1_fu_206  |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|    and   |    O_out_last_fu_248   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln54_write_fu_80 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln50_fu_214   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_2_fu_218      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln50_fu_232    |    0    |    0    |    0    |
|          |   zext_ln50_1_fu_270   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |   410   |   906   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   K_tile_addr_reg_325  |   12   |
|   K_tile_load_reg_335  |   32   |
|   O_out_last_reg_310   |    1   |
|   Q_tile_addr_reg_320  |   12   |
|   Q_tile_load_reg_330  |   32   |
|   V_tile_addr_reg_340  |   12   |
|   V_tile_load_reg_350  |   32   |
|    add_ln50_reg_305    |   12   |
|       add_reg_345      |   32   |
|       col_reg_280      |    7   |
|    icmp_ln46_reg_301   |    1   |
|indvar_flatten13_reg_294|   13   |
|       row_reg_287      |    7   |
|   zext_ln50_1_reg_315  |   64   |
+------------------------+--------+
|          Total         |   269  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_118 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_131 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   72   ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   410  |   906  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   679  |   933  |
+-----------+--------+--------+--------+--------+
