<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="css.css">
    <title>Wwork Experience</title>
</head>
<body>
    <section id="Work Experience">
        <h2>
            Work Experience + Projects
        </h2>
        <section id="SiliconEngineer">
            <h3>
                Silicon Engineer
            </h3>
            <p class="Company"> Google India</p>
            <p class="Duration"> July 2022 - Present</p>
            <p class="Languages"> Languages: Perl, SystemVerilog, Shell, TCL</p>
            <p class="Description">
                <ul>
                    <li>Worked with a team of engineers to develop and validate RTL code for System Level Cache (SLC) for mobile SoCs.</li>
                    <li>Work closely with verification Engineers to identify and resolve code issues.</li>
                    <li>Designed new modules and optimized existing code - prioritizing power reduction and scalability.</li>
                </ul>
            </p>
        </section>
        <section id="HardwareIntern2">
            <h3>
                Hardware Intern
            </h3>
            <p class="Company"> Google India</p>
            <p class="Duration"> Jan 2022 - Jun 2022</p>
            <p class="Languages"> Languages: Perl, Python</p>
            <p class="Project"> Project: SSWRP Generator</p>
            <p class="Description">
                <ul>
                    <li>Aimed to decrease the amount of time spent by engineers in writing and updating boilerplate code while integrating IPs.</li>
                    <li>Script in Python to take in input in the form of a user-friendly format (CSV) and output the required code in Verilog.</li>
                    <li>Custom solution to integrate gChips specific requirements with already existing industry standard tools.</li>
                </ul>
            </p>
        </section>
        <section id="HardwareIntern1">
            <h3>
                Hardware Intern
            </h3>
            <p class="Company"> Google India</p>
            <p class="Duration"> May 2021 - Jul 2021</p>
            <p class="Languages"> Languages: Perl, SystemVerilog</p>
            <p class="Project"> Project: Interface Connect Disconnect</p>
            <p class="Description">
                <ul>
                    <li>Designed an FSM that handles connection and disconnection of the Datapath Interface, conditional to the Privilege roles of the blocks
                    <li>Developed all the possible test cases that can be encountered and verified the functioning of the FSM</li>
                </ul>
            </p>
        </section>
    </section>
</body>
</html>