# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Aug 02 15:08:48 2019
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: syj, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Batch File Name: pasde.do
# Did File Name: C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro/specctra.did
# Current time = Fri Aug 02 15:08:49 2019
# PCB C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.1567 ylo= -2.0914 xhi= 73.2313 yhi= 56.5386
# Total 41 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 63, Images Processed 85, Padstacks Processed 39
# Nets Processed 52, Net Terminals 225
# PCB Area= 3652.894  EIC=17  Area/EIC=214.876  SMDs=41
# Total Pin Count: 239
# Signal Connections Created 173
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Nets 52 Connections 173 Unroutes 173
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2401.2872 Horizontal 1254.3043 Vertical 1146.9829
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2401.2872 Horizontal 1242.1632 Vertical 1159.1240
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO__rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/user/AppData/Local/Temp/#Taaaabf10152.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Fri Aug 02 15:08:53 2019
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Nets 52 Connections 173 Unroutes 173
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2401.2872 Horizontal 1254.3043 Vertical 1146.9829
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2401.2872 Horizontal 1242.1632 Vertical 1159.1240
# Start Route Pass 1 of 25
# Routing 173 wires.
# 34 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 120 (Cross: 115, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 173 Successes 173 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 232 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 59 (Cross: 59, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 208 Successes 208 Failures 0 Vias 35
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.5083
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 274 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 24 (Cross: 22, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 224 Successes 224 Failures 0 Vias 50
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.5932
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 295 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 228 Successes 228 Failures 0 Vias 51
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.8333
# End Pass 4 of 25
# 38 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 10 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 21 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 52
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 25
# Cpu Time = 0:00:04  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   115|     5|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    59|     0|   0|    0|   35|    0|   0| 50|  0:00:01|  0:00:02|
# Route    |  3|    22|     2|   0|    0|   50|    0|   0| 59|  0:00:01|  0:00:03|
# Route    |  4|     4|     0|   0|    0|   51|    0|   0| 83|  0:00:00|  0:00:03|
# Route    |  5|     0|     0|   0|    0|   52|    0|   0|100|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Nets 52 Connections 173 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 59, at vias 16 Total Vias 52
# Percent Connected  100.00
# Manhattan Length 2437.6882 Horizontal 1279.6690 Vertical 1158.0192
# Routed Length 2607.3289 Horizontal 1281.2024 Vertical 1326.1265
# Ratio Actual / Manhattan   1.0696
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Fri Aug 02 15:08:56 2019
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Nets 52 Connections 173 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 59, at vias 16 Total Vias 52
# Percent Connected  100.00
# Manhattan Length 2437.6882 Horizontal 1279.6690 Vertical 1158.0192
# Routed Length 2607.3289 Horizontal 1281.2024 Vertical 1326.1265
# Ratio Actual / Manhattan   1.0696
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 268 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 231 Successes 231 Failures 0 Vias 44
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 286 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 233 Successes 233 Failures 0 Vias 44
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   115|     5|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    59|     0|   0|    0|   35|    0|   0| 50|  0:00:01|  0:00:02|
# Route    |  3|    22|     2|   0|    0|   50|    0|   0| 59|  0:00:01|  0:00:03|
# Route    |  4|     4|     0|   0|    0|   51|    0|   0| 83|  0:00:00|  0:00:03|
# Route    |  5|     0|     0|   0|    0|   52|    0|   0|100|  0:00:00|  0:00:03|
# Clean    |  6|     0|     0|   0|    0|   44|    0|   0|   |  0:00:01|  0:00:04|
# Clean    |  7|     0|     0|   0|    0|   44|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/USERS/USER/DESKTOP/WORK/ARDUINO/allegro\ARDUINO_.dsn
# Nets 52 Connections 173 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 61, at vias 11 Total Vias 44
# Percent Connected  100.00
# Manhattan Length 2432.1515 Horizontal 1276.5319 Vertical 1155.6196
# Routed Length 2612.0903 Horizontal 1278.6573 Vertical 1333.4330
# Ratio Actual / Manhattan   1.0740
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/user/AppData/Local/Temp/#Taaaabg10152.tmp
# Routing Written to File C:/Users/user/AppData/Local/Temp/#Taaaabg10152.tmp
quit
