
---------- Begin Simulation Statistics ----------
final_tick                                 2923356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 903616                       # Number of bytes of host memory used
host_op_rate                                   138085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.93                       # Real time elapsed on the host
host_tick_rate                               44342543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002923                       # Number of seconds simulated
sim_ticks                                  2923356000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.254807                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  927806                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               953995                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68622                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1676097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30271                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34006                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3735                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2239172                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  216025                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5213                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4419225                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4384497                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63256                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                479839                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1072787                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5221772                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.746071                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.508792                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2390788     45.78%     45.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1080744     20.70%     66.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       590285     11.30%     77.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       240718      4.61%     82.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       130917      2.51%     84.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       148440      2.84%     87.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        90750      1.74%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        69291      1.33%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       479839      9.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5221772                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.717386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.717386                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                763618                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5409                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               915734                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10674423                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2391117                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2128469                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  63662                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 20681                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 43534                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2239172                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1710315                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2786032                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 33685                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9805143                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  138056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.382976                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2535340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1174102                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.677019                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5390400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.022233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.863005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3132438     58.11%     58.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   233848      4.34%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   273236      5.07%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   278799      5.17%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   325525      6.04%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   181911      3.37%     82.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   285712      5.30%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    73447      1.36%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   605484     11.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5390400                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       272282                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       214189                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       529404                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          225                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       8116470                       # number of prefetches that crossed the page
system.cpu.idleCycles                          456370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                67683                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1980166                       # Number of branches executed
system.cpu.iew.exec_nop                         18404                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.672099                       # Inst execution rate
system.cpu.iew.exec_refs                      2423510                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     887278                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  132894                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1580538                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             27480                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               917467                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10194824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1536232                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            101923                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9776378                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    512                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                111415                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  63662                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                112285                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            27250                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16394                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       183457                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        74374                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            293                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38834                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28849                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10139341                       # num instructions consuming a value
system.cpu.iew.wb_count                       9708038                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531300                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5387034                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.660410                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9724141                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11358982                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7083393                       # number of integer regfile writes
system.cpu.ipc                               1.393950                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.393950                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7378161     74.69%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26990      0.27%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11245      0.11%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3343      0.03%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1560726     15.80%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              897666      9.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9878301                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       90593                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009171                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36152     39.91%     39.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     968      1.07%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20809     22.97%     63.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32661     36.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9871252                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25057492                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9622182                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11158025                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10176249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9878301                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1072909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4706                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       773693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5390400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.832573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.987798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2140916     39.72%     39.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              642054     11.91%     51.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              819840     15.21%     66.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              685995     12.73%     79.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              486724      9.03%     88.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              275872      5.12%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              210655      3.91%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               78356      1.45%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               49988      0.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5390400                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.689531                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97628                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184809                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85856                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91586                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             26272                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48159                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1580538                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              917467                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6476869                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5846770                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  267161                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13871                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2433908                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2063                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17379086                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10514664                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12405512                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2124385                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 446053                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  63662                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                465729                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1689930                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12252967                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          35555                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1349                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    134525                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            174                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85694                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14929731                       # The number of ROB reads
system.cpu.rob.rob_writes                    20550768                       # The number of ROB writes
system.cpu.timesIdled                           30614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83212                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3497                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15198                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       153663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       308605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4451                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9514                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4451                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       893760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  893760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15198                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18589000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73897250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            143868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       140329                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        140586                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3283                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       421500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                463547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17978496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1626240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19604736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           154943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154937    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             154943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          316381299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20588401                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         210878997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                35081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       102634                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139731                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               35081                       # number of overall hits
system.l2.overall_hits::.cpu.data                2016                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       102634                       # number of overall hits
system.l2.overall_hits::total                  139731                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11095                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2871                       # number of overall misses
system.l2.overall_misses::.cpu.data             11095                       # number of overall misses
system.l2.overall_misses::total                 13966                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    230311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    884577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1114888500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    230311000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    884577500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1114888500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       102634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               153697                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       102634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              153697                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.075648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090867                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.075648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090867                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80219.784047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79727.579991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79828.762709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80219.784047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79727.579991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79828.762709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    201611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    773627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    975238500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    201611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    773627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    975238500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.075648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.075648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090867                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70223.267154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69727.579991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69829.478734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70223.267154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69727.579991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69829.478734                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       140325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           140325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       140325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       140325                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    751219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     751219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78959.375657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78959.375657                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    656079500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    656079500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68959.375657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68959.375657                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          35081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       102634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             137715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    230311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       102634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         140586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.075648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80219.784047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80219.784047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    201611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    201611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.075648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70223.267154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70223.267154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    133358000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133358000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84350.411132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84350.411132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    117548000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    117548000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74350.411132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74350.411132                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1233                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1233                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.989567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.989567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     26176000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26176000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.989567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.989567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21229.521492                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21229.521492                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6334.011755                       # Cycle average of tags in use
system.l2.tags.total_refs                      307366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.296223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     421.385667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1468.353108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4444.272980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115440                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2483944                       # Number of tag accesses
system.l2.tags.data_accesses                  2483944                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         183680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         710080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             893760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13965                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62831896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         242898915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305730811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62831896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62831896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62831896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        242898915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            305730811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000675500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28335                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138917250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               400761000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9947.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28697.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.336634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.643954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.297226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1042     34.39%     34.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          725     23.93%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          427     14.09%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          206      6.80%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          160      5.28%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           92      3.04%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.41%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           60      1.98%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          245      8.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3030                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 893760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  893760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       305.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2923279000                       # Total gap between requests
system.mem_ctrls.avgGap                     209328.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       183680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       710080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 62831895.944250382483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 242898914.808870375156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83490250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    317270750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29090.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28595.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5259870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48787620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1006732860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        274793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1575995850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.105005                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    705407000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2120449000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11773860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6238980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50922480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        894402960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        369387360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1563215640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.733245                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    952548250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1873307750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1665363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665363                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665363                       # number of overall hits
system.cpu.icache.overall_hits::total         1665363                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        44952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          44952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        44952                       # number of overall misses
system.cpu.icache.overall_misses::total         44952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    900128500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    900128500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    900128500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    900128500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1710315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1710315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1710315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1710315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20024.214718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20024.214718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20024.214718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20024.214718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             59803                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       140329                       # number of writebacks
system.cpu.icache.writebacks::total            140329                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         7000                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7000                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7000                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7000                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       102634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       140586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    744563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    744563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    744563500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1661378138                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2405941638                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19618.557652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19618.557652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19618.557652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 16187.405129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17113.664504                       # average overall mshr miss latency
system.cpu.icache.replacements                 140329                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665363                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        44952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         44952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    900128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    900128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1710315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1710315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20024.214718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20024.214718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7000                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7000                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    744563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    744563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19618.557652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19618.557652                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       102634                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       102634                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1661378138                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1661378138                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 16187.405129                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 16187.405129                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.896691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1805948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            140585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.845951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   141.936823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   112.959868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.554441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.441249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          151                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.589844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3561215                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3561215                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2249434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2249434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2249968                       # number of overall hits
system.cpu.dcache.overall_hits::total         2249968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90420                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90420                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90425                       # number of overall misses
system.cpu.dcache.overall_misses::total         90425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6097097977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6097097977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6097097977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6097097977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2339854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2339854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2340393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2340393                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67430.855751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67430.855751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67427.127199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67427.127199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.214286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12299                       # number of writebacks
system.cpu.dcache.writebacks::total             12299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76068                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76068                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14355                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    971380478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    971380478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    971677978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    971677978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006134                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006134                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67682.586260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67682.586260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67689.166005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67689.166005                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1488015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1488015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    449424500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    449424500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1496698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1496698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51759.127030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51759.127030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    157228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    157228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47949.984751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47949.984751                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       761419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         761419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5620338998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5620338998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69388.614509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69388.614509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    787556999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    787556999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76210.276660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76210.276660                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          534                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           534                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009276                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009276                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     27334479                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     27334479                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 36988.469553                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 36988.469553                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     26595479                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     26595479                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 35988.469553                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 35988.469553                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           989.151591                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2264529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.729958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   989.151591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4695557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4695557                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2923356000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2923356000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
