;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 06/07/2017 10:00:10 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x01ED0000  	493
0x0008	0x01D10000  	465
0x000C	0x01D10000  	465
0x0010	0x01D10000  	465
0x0014	0x01D10000  	465
0x0018	0x01D10000  	465
0x001C	0x01D10000  	465
0x0020	0x01D10000  	465
0x0024	0x01D10000  	465
0x0028	0x01D10000  	465
0x002C	0x01D10000  	465
0x0030	0x01D10000  	465
0x0034	0x01D10000  	465
0x0038	0x01D10000  	465
0x003C	0x01D10000  	465
0x0040	0x01D10000  	465
0x0044	0x01D10000  	465
0x0048	0x01D10000  	465
0x004C	0x01D10000  	465
0x0050	0x01D10000  	465
0x0054	0x01D10000  	465
0x0058	0x01D10000  	465
0x005C	0x01D10000  	465
0x0060	0x01D10000  	465
0x0064	0x01D10000  	465
0x0068	0x01D10000  	465
0x006C	0x01D10000  	465
0x0070	0x01D10000  	465
0x0074	0x01D10000  	465
0x0078	0x01D10000  	465
0x007C	0x01D10000  	465
0x0080	0x01D10000  	465
0x0084	0x01D10000  	465
0x0088	0x01D10000  	465
0x008C	0x01D10000  	465
0x0090	0x01D10000  	465
0x0094	0x01D10000  	465
0x0098	0x01D10000  	465
0x009C	0x01D10000  	465
0x00A0	0x01D10000  	465
0x00A4	0x01D10000  	465
0x00A8	0x01D10000  	465
0x00AC	0x01D10000  	465
0x00B0	0x01D10000  	465
0x00B4	0x01D10000  	465
0x00B8	0x01D10000  	465
0x00BC	0x01D10000  	465
0x00C0	0x01D10000  	465
0x00C4	0x01D10000  	465
0x00C8	0x01D10000  	465
0x00CC	0x01D10000  	465
0x00D0	0x01D10000  	465
0x00D4	0x01D10000  	465
0x00D8	0x01D10000  	465
0x00DC	0x01D10000  	465
0x00E0	0x01D10000  	465
0x00E4	0x01D10000  	465
0x00E8	0x01D10000  	465
0x00EC	0x01D10000  	465
0x00F0	0x01D10000  	465
0x00F4	0x01D10000  	465
0x00F8	0x01D10000  	465
0x00FC	0x01D10000  	465
0x0100	0x01D10000  	465
0x0104	0x01D10000  	465
0x0108	0x01D10000  	465
0x010C	0x01D10000  	465
0x0110	0x01D10000  	465
0x0114	0x01D10000  	465
0x0118	0x01D10000  	465
0x011C	0x01D10000  	465
0x0120	0x01D10000  	465
0x0124	0x01D10000  	465
0x0128	0x01D10000  	465
0x012C	0x01D10000  	465
; end of ____SysVT
_main:
;PWM.c, 1 :: 		void main() {
0x01EC	0xF000F898  BL	800
0x01F0	0xF000F90E  BL	1040
0x01F4	0xF7FFFFF0  BL	472
;PWM.c, 4 :: 		RCC_APB2ENRbits.IOPBEN=1;
0x01F8	0x2401    MOVS	R4, #1
0x01FA	0xB264    SXTB	R4, R4
0x01FC	0x4836    LDR	R0, [PC, #216]
0x01FE	0x6004    STR	R4, [R0, #0]
;PWM.c, 5 :: 		GPIOB_CRH &=~( (15<<(0*4))|(15<<(1*4)) );
0x0200	0x4836    LDR	R0, [PC, #216]
0x0202	0x6800    LDR	R0, [R0, #0]
0x0204	0xF0000100  AND	R1, R0, #0
0x0208	0x4834    LDR	R0, [PC, #208]
0x020A	0x6001    STR	R1, [R0, #0]
;PWM.c, 6 :: 		GPIOB_CRH |= ( (11<<(0*4))|(11<<(1*4)) );    //CANAL 3 Y CANAL 4 TIMER4
0x020C	0x4833    LDR	R0, [PC, #204]
0x020E	0x6800    LDR	R0, [R0, #0]
0x0210	0xF04001BB  ORR	R1, R0, #187
0x0214	0x4831    LDR	R0, [PC, #196]
0x0216	0x6001    STR	R1, [R0, #0]
;PWM.c, 8 :: 		RCC_APB1ENRbits.TIM4EN=1;            //ACTIVA EL RELOJ PARA EL TIMER 2
0x0218	0x4831    LDR	R0, [PC, #196]
0x021A	0x6004    STR	R4, [R0, #0]
;PWM.c, 9 :: 		TIM4_CR1bits.CEN=0;                  //CONTADOR DETENIDO
0x021C	0x2300    MOVS	R3, #0
0x021E	0xB25B    SXTB	R3, R3
0x0220	0x4830    LDR	R0, [PC, #192]
0x0222	0x6003    STR	R3, [R0, #0]
;PWM.c, 10 :: 		TIM4_PSC=7;                         //FRECUENCIA DE CONTEO 8MHZ/(7+1)=1MHZ
0x0224	0x2107    MOVS	R1, #7
0x0226	0x4830    LDR	R0, [PC, #192]
0x0228	0x6001    STR	R1, [R0, #0]
;PWM.c, 11 :: 		TIM4_ARR=1000;                       //FRECUENCIA DEL PWM =1MHZ/(1000) =1KHZ
0x022A	0xF24031E8  MOVW	R1, #1000
0x022E	0x482F    LDR	R0, [PC, #188]
0x0230	0x6001    STR	R1, [R0, #0]
;PWM.c, 12 :: 		TIM4_CR1bits.CMS=0;                  //ALINEADO A LA IZQUIERDA
0x0232	0x2200    MOVS	R2, #0
0x0234	0x492E    LDR	R1, [PC, #184]
0x0236	0x7808    LDRB	R0, [R1, #0]
0x0238	0xF3621046  BFI	R0, R2, #5, #2
0x023C	0x7008    STRB	R0, [R1, #0]
;PWM.c, 13 :: 		TIM4_CR1bits.DIR_=0;                 //CONTEO ASCENDENTE
0x023E	0x482D    LDR	R0, [PC, #180]
0x0240	0x6003    STR	R3, [R0, #0]
;PWM.c, 16 :: 		TIM4_CCMR2_Outputbits.OC3M=6;        //PWM1
0x0242	0x2206    MOVS	R2, #6
0x0244	0x492C    LDR	R1, [PC, #176]
0x0246	0x7808    LDRB	R0, [R1, #0]
0x0248	0xF3621006  BFI	R0, R2, #4, #3
0x024C	0x7008    STRB	R0, [R1, #0]
;PWM.c, 17 :: 		TIM4_CCMR2_Outputbits.OC3PE=1;       //PRECARGA ACTIVADA
0x024E	0x482B    LDR	R0, [PC, #172]
0x0250	0x6004    STR	R4, [R0, #0]
;PWM.c, 18 :: 		TIM4_CCMR2_Outputbits.CC3S=0;        //PIN MODO SALIDA
0x0252	0x2200    MOVS	R2, #0
0x0254	0x4928    LDR	R1, [PC, #160]
0x0256	0x7808    LDRB	R0, [R1, #0]
0x0258	0xF3620001  BFI	R0, R2, #0, #2
0x025C	0x7008    STRB	R0, [R1, #0]
;PWM.c, 19 :: 		TIM4_CCERbits.CC3P=0;                //ACTIVO EN ALTO 0, ACTIVO EN BAJO 1
0x025E	0x4828    LDR	R0, [PC, #160]
0x0260	0x6003    STR	R3, [R0, #0]
;PWM.c, 20 :: 		TIM4_CCERbits.CC3E=1;                //SALIDA HABILITADA
0x0262	0x4828    LDR	R0, [PC, #160]
0x0264	0x6004    STR	R4, [R0, #0]
;PWM.c, 21 :: 		TIM4_CCR3=100;                       //DUTY 10%   1000/100;
0x0266	0x2164    MOVS	R1, #100
0x0268	0x4827    LDR	R0, [PC, #156]
0x026A	0x6001    STR	R1, [R0, #0]
;PWM.c, 23 :: 		TIM4_CCMR2_Outputbits.OC4M=6;        //PWM1
0x026C	0x2206    MOVS	R2, #6
0x026E	0x4922    LDR	R1, [PC, #136]
0x0270	0x8808    LDRH	R0, [R1, #0]
0x0272	0xF362300E  BFI	R0, R2, #12, #3
0x0276	0x8008    STRH	R0, [R1, #0]
;PWM.c, 24 :: 		TIM4_CCMR2_Outputbits.OC4PE=1;       //PRECARGA ACTIVADA
0x0278	0x4824    LDR	R0, [PC, #144]
0x027A	0x6004    STR	R4, [R0, #0]
;PWM.c, 25 :: 		TIM4_CCMR2_Outputbits.CC4S=0;        //PIN MODO SALIDA
0x027C	0x2200    MOVS	R2, #0
0x027E	0x491E    LDR	R1, [PC, #120]
0x0280	0x8808    LDRH	R0, [R1, #0]
0x0282	0xF3622009  BFI	R0, R2, #8, #2
0x0286	0x8008    STRH	R0, [R1, #0]
;PWM.c, 26 :: 		TIM4_CCERbits.CC4P=1;                //ACTIVO EN ALTO 0, ACTIVO EN BAJO 1
0x0288	0x4821    LDR	R0, [PC, #132]
0x028A	0x6004    STR	R4, [R0, #0]
;PWM.c, 27 :: 		TIM4_CCERbits.CC4E=1;                //SALIDA HABILITADA
0x028C	0x4821    LDR	R0, [PC, #132]
0x028E	0x6004    STR	R4, [R0, #0]
;PWM.c, 28 :: 		TIM4_CCR4=100;                       //DUTY 10%   1000/100;
0x0290	0x2164    MOVS	R1, #100
0x0292	0x4821    LDR	R0, [PC, #132]
0x0294	0x6001    STR	R1, [R0, #0]
;PWM.c, 30 :: 		TIM4_EGRbits.UG=1;                   //INICIALIZA TODOS LOS REGISTROS
0x0296	0x4821    LDR	R0, [PC, #132]
0x0298	0x6004    STR	R4, [R0, #0]
;PWM.c, 31 :: 		TIM4_EGRbits.UG=0;
0x029A	0x4820    LDR	R0, [PC, #128]
0x029C	0x6003    STR	R3, [R0, #0]
;PWM.c, 32 :: 		TIM4_CR1bits.CEN=1;                  //arranca el contador
0x029E	0x4811    LDR	R0, [PC, #68]
0x02A0	0x6004    STR	R4, [R0, #0]
;PWM.c, 33 :: 		duty=100;
; duty start address is: 4 (R1)
0x02A2	0x2164    MOVS	R1, #100
; duty end address is: 4 (R1)
;PWM.c, 34 :: 		while(1){
L_main0:
;PWM.c, 35 :: 		delay_ms(100);
; duty start address is: 4 (R1)
0x02A4	0xF24117A9  MOVW	R7, #4521
0x02A8	0xF2C00704  MOVT	R7, #4
0x02AC	0xBF00    NOP
0x02AE	0xBF00    NOP
L_main2:
0x02B0	0x1E7F    SUBS	R7, R7, #1
0x02B2	0xD1FD    BNE	L_main2
0x02B4	0xBF00    NOP
0x02B6	0xBF00    NOP
;PWM.c, 36 :: 		duty+=50;                      //COMENTAR PARA DEJAR CICLO FIJO
0x02B8	0xF2010032  ADDW	R0, R1, #50
0x02BC	0xB280    UXTH	R0, R0
0x02BE	0xB281    UXTH	R1, R0
;PWM.c, 37 :: 		if(duty==1000)
0x02C0	0xF5B07F7A  CMP	R0, #1000
0x02C4	0xD101    BNE	L__main5
;PWM.c, 38 :: 		duty=0;
0x02C6	0x2100    MOVS	R1, #0
; duty end address is: 4 (R1)
0x02C8	0xE7FF    B	L_main4
L__main5:
;PWM.c, 37 :: 		if(duty==1000)
;PWM.c, 38 :: 		duty=0;
L_main4:
;PWM.c, 39 :: 		TIM4_CCR3=duty;               //INCREMENTOS DEL 10%
; duty start address is: 4 (R1)
0x02CA	0x480F    LDR	R0, [PC, #60]
0x02CC	0x6001    STR	R1, [R0, #0]
;PWM.c, 40 :: 		TIM4_CCR4=duty;               //INCREMENTOS DEL 10%
0x02CE	0x4812    LDR	R0, [PC, #72]
0x02D0	0x6001    STR	R1, [R0, #0]
;PWM.c, 41 :: 		}
; duty end address is: 4 (R1)
0x02D2	0xE7E7    B	L_main0
;PWM.c, 44 :: 		}
L_end_main:
L__main_end_loop:
0x02D4	0xE7FE    B	L__main_end_loop
0x02D6	0xBF00    NOP
0x02D8	0x030C4242  	RCC_APB2ENRbits+0
0x02DC	0x0C044001  	GPIOB_CRH+0
0x02E0	0x03884242  	RCC_APB1ENRbits+0
0x02E4	0x00004201  	TIM4_CR1bits+0
0x02E8	0x08284000  	TIM4_PSC+0
0x02EC	0x082C4000  	TIM4_ARR+0
0x02F0	0x08004000  	TIM4_CR1bits+0
0x02F4	0x00104201  	TIM4_CR1bits+0
0x02F8	0x081C4000  	TIM4_CCMR2_Outputbits+0
0x02FC	0x038C4201  	TIM4_CCMR2_Outputbits+0
0x0300	0x04244201  	TIM4_CCERbits+0
0x0304	0x04204201  	TIM4_CCERbits+0
0x0308	0x083C4000  	TIM4_CCR3+0
0x030C	0x03AC4201  	TIM4_CCMR2_Outputbits+0
0x0310	0x04344201  	TIM4_CCERbits+0
0x0314	0x04304201  	TIM4_CCERbits+0
0x0318	0x08404000  	TIM4_CCR4+0
0x031C	0x02804201  	TIM4_EGRbits+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0194	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0196	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x019A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x019E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x01A2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x01A4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x01A8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x01AA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x01AC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x01AE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x01B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x01B6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x01B8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x01BC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x01BE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x01C0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x01C4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x01C8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0130	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0132	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0136	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x013A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x013E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0140	0xB001    ADD	SP, SP, #4
0x0142	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 368 :: 		
0x0320	0xB082    SUB	SP, SP, #8
0x0322	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 371 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0326	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0328	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; Fosc_kHz start address is: 4 (R1)
0x032A	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 380 :: 		
0x032C	0xF64B3080  MOVW	R0, #48000
0x0330	0x4281    CMP	R1, R0
0x0332	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 381 :: 		
0x0334	0x4832    LDR	R0, [PC, #200]
0x0336	0x6800    LDR	R0, [R0, #0]
0x0338	0xF0400102  ORR	R1, R0, #2
0x033C	0x4830    LDR	R0, [PC, #192]
0x033E	0x6001    STR	R1, [R0, #0]
0x0340	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0342	0xF64550C0  MOVW	R0, #24000
0x0346	0x4281    CMP	R1, R0
0x0348	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 383 :: 		
0x034A	0x482D    LDR	R0, [PC, #180]
0x034C	0x6800    LDR	R0, [R0, #0]
0x034E	0xF0400101  ORR	R1, R0, #1
0x0352	0x482B    LDR	R0, [PC, #172]
0x0354	0x6001    STR	R1, [R0, #0]
0x0356	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 385 :: 		
0x0358	0x4829    LDR	R0, [PC, #164]
0x035A	0x6801    LDR	R1, [R0, #0]
0x035C	0xF06F0007  MVN	R0, #7
0x0360	0x4001    ANDS	R1, R0
0x0362	0x4827    LDR	R0, [PC, #156]
0x0364	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 387 :: 		
0x0366	0xF7FFFEED  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 389 :: 		
0x036A	0x4826    LDR	R0, [PC, #152]
0x036C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 390 :: 		
0x036E	0x4826    LDR	R0, [PC, #152]
0x0370	0xEA020100  AND	R1, R2, R0, LSL #0
0x0374	0x4825    LDR	R0, [PC, #148]
0x0376	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 392 :: 		
0x0378	0xF0020001  AND	R0, R2, #1
0x037C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x037E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 393 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0380	0x4822    LDR	R0, [PC, #136]
0x0382	0x6800    LDR	R0, [R0, #0]
0x0384	0xF0000002  AND	R0, R0, #2
0x0388	0x2800    CMP	R0, #0
0x038A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 394 :: 		
0x038C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 395 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x038E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 392 :: 		
0x0390	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 395 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 397 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0392	0xF4023080  AND	R0, R2, #65536
0x0396	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 398 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0398	0x481C    LDR	R0, [PC, #112]
0x039A	0x6800    LDR	R0, [R0, #0]
0x039C	0xF4003000  AND	R0, R0, #131072
0x03A0	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 399 :: 		
0x03A2	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 400 :: 		
0x03A4	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x03A6	0x460A    MOV	R2, R1
0x03A8	0x9901    LDR	R1, [SP, #4]
0x03AA	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 397 :: 		
0x03AC	0x9101    STR	R1, [SP, #4]
0x03AE	0x4611    MOV	R1, R2
0x03B0	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 400 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 402 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03B2	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x03B6	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 403 :: 		
0x03B8	0x4814    LDR	R0, [PC, #80]
0x03BA	0x6800    LDR	R0, [R0, #0]
0x03BC	0xF0407180  ORR	R1, R0, #16777216
0x03C0	0x4812    LDR	R0, [PC, #72]
0x03C2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x03C4	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x03C6	0x4811    LDR	R0, [PC, #68]
0x03C8	0x6800    LDR	R0, [R0, #0]
0x03CA	0xF0007000  AND	R0, R0, #33554432
0x03CE	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 405 :: 		
0x03D0	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 406 :: 		
0x03D2	0x460A    MOV	R2, R1
0x03D4	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 402 :: 		
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x03D6	0x480B    LDR	R0, [PC, #44]
0x03D8	0x6800    LDR	R0, [R0, #0]
0x03DA	0xF000010C  AND	R1, R0, #12
0x03DE	0x0090    LSLS	R0, R2, #2
0x03E0	0xF000000C  AND	R0, R0, #12
0x03E4	0x4281    CMP	R1, R0
0x03E6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x03E8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 412 :: 		
L_end_InitialSetUpRCCRCC2:
0x03EA	0xF8DDE000  LDR	LR, [SP, #0]
0x03EE	0xB002    ADD	SP, SP, #8
0x03F0	0x4770    BX	LR
0x03F2	0xBF00    NOP
0x03F4	0x00810000  	#129
0x03F8	0x00000000  	#0
0x03FC	0x1F400000  	#8000
0x0400	0x20004002  	FLASH_ACR+0
0x0404	0x10044002  	RCC_CFGR+0
0x0408	0xFFFF000F  	#1048575
0x040C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 347 :: 		
0x0144	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 350 :: 		
0x0146	0x480F    LDR	R0, [PC, #60]
0x0148	0x6800    LDR	R0, [R0, #0]
0x014A	0xF0400101  ORR	R1, R0, #1
0x014E	0x480D    LDR	R0, [PC, #52]
0x0150	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 353 :: 		
0x0152	0x490D    LDR	R1, [PC, #52]
0x0154	0x480D    LDR	R0, [PC, #52]
0x0156	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 356 :: 		
0x0158	0x480A    LDR	R0, [PC, #40]
0x015A	0x6801    LDR	R1, [R0, #0]
0x015C	0x480C    LDR	R0, [PC, #48]
0x015E	0x4001    ANDS	R1, R0
0x0160	0x4808    LDR	R0, [PC, #32]
0x0162	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 359 :: 		
0x0164	0x4807    LDR	R0, [PC, #28]
0x0166	0x6801    LDR	R1, [R0, #0]
0x0168	0xF46F2080  MVN	R0, #262144
0x016C	0x4001    ANDS	R1, R0
0x016E	0x4805    LDR	R0, [PC, #20]
0x0170	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0172	0x4806    LDR	R0, [PC, #24]
0x0174	0x6801    LDR	R1, [R0, #0]
0x0176	0xF46F00FE  MVN	R0, #8323072
0x017A	0x4001    ANDS	R1, R0
0x017C	0x4803    LDR	R0, [PC, #12]
0x017E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
L_end_SystemClockSetDefault:
0x0180	0xB001    ADD	SP, SP, #4
0x0182	0x4770    BX	LR
0x0184	0x10004002  	RCC_CR+0
0x0188	0x0000F8FF  	#-117506048
0x018C	0x10044002  	RCC_CFGR+0
0x0190	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 414 :: 		
0x01D8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 415 :: 		
0x01DA	0x4902    LDR	R1, [PC, #8]
0x01DC	0x4802    LDR	R0, [PC, #8]
0x01DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
L_end_InitialSetUpFosc:
0x01E0	0xB001    ADD	SP, SP, #4
0x01E2	0x4770    BX	LR
0x01E4	0x1F400000  	#8000
0x01E8	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x01D0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x01D2	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x01D4	0xB001    ADD	SP, SP, #4
0x01D6	0x4770    BX	LR
; end of ___GenExcept
0x0410	0xB500    PUSH	(R14)
0x0412	0xF8DFB010  LDR	R11, [PC, #16]
0x0416	0xF8DFA010  LDR	R10, [PC, #16]
0x041A	0xF7FFFEBB  BL	404
0x041E	0xBD00    POP	(R15)
0x0420	0x4770    BX	LR
0x0422	0xBF00    NOP
0x0424	0x00002000  	#536870912
0x0428	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [20]    ___CC2DW
0x0144      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0194      [58]    ___FillZeros
0x01D0       [8]    ___GenExcept
0x01D8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x01EC     [308]    _main
0x0320     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
