Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date              : Sat May  9 16:36:04 2020
| Host              : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file ps_clock_led_wrapper_timing_summary_routed.rpt -rpx ps_clock_led_wrapper_timing_summary_routed.rpx
| Design            : ps_clock_led_wrapper
| Device            : xczu2eg-sfva625
| Speed File        : -1  PRODUCTION 1.12 06-10-2017
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.116        0.000                      0                   34        0.039        0.000                      0                   34        3.498        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.116        0.000                      0                   34        0.039        0.000                      0                   34        3.498        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.369ns (22.017%)  route 1.307ns (77.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 11.135 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.194ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.567     2.736    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     2.910 r  ps_clock_led_i/led_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.082     2.992    ps_clock_led_i/led_0/inst/counter[2]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.968    11.135    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[2]/C
                         clock pessimism              0.097    11.232    
                         clock uncertainty           -0.151    11.081    
    SLICE_X16Y160        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.108    ps_clock_led_i/led_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.489ns (31.346%)  route 1.071ns (68.654%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 11.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.214ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.194ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.129     1.336    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     1.432 f  ps_clock_led_i/led_0/inst/counter_reg[17]/Q
                         net (fo=3, routed)           0.126     1.558    ps_clock_led_i/led_0/inst/counter_reg_n_0_[17]
    SLICE_X17Y163        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     1.736 r  ps_clock_led_i/led_0/inst/counter[25]_i_8/O
                         net (fo=1, routed)           0.205     1.941    ps_clock_led_i/led_0/inst/counter[25]_i_8_n_0
    SLICE_X16Y164        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.982 f  ps_clock_led_i/led_0/inst/counter[25]_i_3/O
                         net (fo=27, routed)          0.682     2.664    ps_clock_led_i/led_0/inst/counter[25]_i_3_n_0
    SLICE_X15Y163        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.838 r  ps_clock_led_i/led_0/inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.058     2.896    ps_clock_led_i/led_0/inst/counter[18]
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.959    11.126    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[18]/C
                         clock pessimism              0.097    11.223    
                         clock uncertainty           -0.151    11.072    
    SLICE_X15Y163        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.099    ps_clock_led_i/led_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.311ns (19.597%)  route 1.276ns (80.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 11.135 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.194ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.555     2.724    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.116     2.840 r  ps_clock_led_i/led_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.063     2.903    ps_clock_led_i/led_0/inst/counter[6]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.968    11.135    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[6]/C
                         clock pessimism              0.097    11.232    
                         clock uncertainty           -0.151    11.081    
    SLICE_X16Y160        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.108    ps_clock_led_i/led_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.295ns (18.754%)  route 1.278ns (81.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 11.135 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.194ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.550     2.719    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.819 r  ps_clock_led_i/led_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.070     2.889    ps_clock_led_i/led_0/inst/counter[5]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.968    11.135    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[5]/C
                         clock pessimism              0.097    11.232    
                         clock uncertainty           -0.151    11.081    
    SLICE_X16Y160        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.108    ps_clock_led_i/led_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.257ns (16.656%)  route 1.286ns (83.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 11.135 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.194ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.551     2.720    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     2.782 r  ps_clock_led_i/led_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.077     2.859    ps_clock_led_i/led_0/inst/counter[3]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.968    11.135    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[3]/C
                         clock pessimism              0.097    11.232    
                         clock uncertainty           -0.151    11.081    
    SLICE_X16Y160        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.108    ps_clock_led_i/led_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.295ns (19.680%)  route 1.204ns (80.320%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 11.135 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.194ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.477     2.646    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.746 r  ps_clock_led_i/led_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.069     2.815    ps_clock_led_i/led_0/inst/counter[0]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.968    11.135    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[0]/C
                         clock pessimism              0.097    11.232    
                         clock uncertainty           -0.151    11.081    
    SLICE_X16Y160        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.108    ps_clock_led_i/led_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.369ns (24.848%)  route 1.116ns (75.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 11.127 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.194ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 f  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.658     2.071    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y164        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.169 r  ps_clock_led_i/led_0/inst/counter[25]_i_5/O
                         net (fo=27, routed)          0.399     2.568    ps_clock_led_i/led_0/inst/counter[25]_i_5_n_0
    SLICE_X17Y162        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     2.742 r  ps_clock_led_i/led_0/inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.059     2.801    ps_clock_led_i/led_0/inst/counter[16]
    SLICE_X17Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.960    11.127    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[16]/C
                         clock pessimism              0.097    11.224    
                         clock uncertainty           -0.151    11.073    
    SLICE_X17Y162        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.100    ps_clock_led_i/led_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.428ns (29.215%)  route 1.037ns (70.785%))
  Logic Levels:           5  (CARRY8=4 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.214ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.194ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.316    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.413 r  ps_clock_led_i/led_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.607     2.020    ps_clock_led_i/led_0/inst/counter_reg_n_0_[7]
    SLICE_X16Y161        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.170 r  ps_clock_led_i/led_0/inst/counter_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.198    ps_clock_led_i/led_0/inst/counter_reg[8]_i_2_n_0
    SLICE_X16Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.221 r  ps_clock_led_i/led_0/inst/counter_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.249    ps_clock_led_i/led_0/inst/counter_reg[16]_i_2_n_0
    SLICE_X16Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.272 r  ps_clock_led_i/led_0/inst/counter_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.300    ps_clock_led_i/led_0/inst/counter_reg[24]_i_2_n_0
    SLICE_X16Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     2.372 r  ps_clock_led_i/led_0/inst/counter_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.288     2.660    ps_clock_led_i/led_0/inst/counter0[25]
    SLICE_X17Y164        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     2.723 r  ps_clock_led_i/led_0/inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.058     2.781    ps_clock_led_i/led_0/inst/counter[25]
    SLICE_X17Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.962    11.129    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[25]/C
                         clock pessimism              0.097    11.226    
                         clock uncertainty           -0.151    11.075    
    SLICE_X17Y164        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.102    ps_clock_led_i/led_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.379ns (26.356%)  route 1.059ns (73.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 11.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.214ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.194ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.129     1.336    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     1.432 f  ps_clock_led_i/led_0/inst/counter_reg[17]/Q
                         net (fo=3, routed)           0.126     1.558    ps_clock_led_i/led_0/inst/counter_reg_n_0_[17]
    SLICE_X17Y163        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     1.736 r  ps_clock_led_i/led_0/inst/counter[25]_i_8/O
                         net (fo=1, routed)           0.205     1.941    ps_clock_led_i/led_0/inst/counter[25]_i_8_n_0
    SLICE_X16Y164        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.982 f  ps_clock_led_i/led_0/inst/counter[25]_i_3/O
                         net (fo=27, routed)          0.670     2.652    ps_clock_led_i/led_0/inst/counter[25]_i_3_n_0
    SLICE_X15Y163        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     2.716 r  ps_clock_led_i/led_0/inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.058     2.774    ps_clock_led_i/led_0/inst/counter[24]
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.959    11.126    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[24]/C
                         clock pessimism              0.097    11.223    
                         clock uncertainty           -0.151    11.072    
    SLICE_X15Y163        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.099    ps_clock_led_i/led_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.379ns (26.374%)  route 1.058ns (73.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 11.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.214ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.194ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.129     1.336    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     1.432 f  ps_clock_led_i/led_0/inst/counter_reg[17]/Q
                         net (fo=3, routed)           0.126     1.558    ps_clock_led_i/led_0/inst/counter_reg_n_0_[17]
    SLICE_X17Y163        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     1.736 r  ps_clock_led_i/led_0/inst/counter[25]_i_8/O
                         net (fo=1, routed)           0.205     1.941    ps_clock_led_i/led_0/inst/counter[25]_i_8_n_0
    SLICE_X16Y164        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.982 f  ps_clock_led_i/led_0/inst/counter[25]_i_3/O
                         net (fo=27, routed)          0.669     2.651    ps_clock_led_i/led_0/inst/counter[25]_i_3_n_0
    SLICE_X15Y163        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     2.715 r  ps_clock_led_i/led_0/inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.058     2.773    ps_clock_led_i/led_0/inst/counter[20]
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.959    11.126    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y163        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[20]/C
                         clock pessimism              0.097    11.223    
                         clock uncertainty           -0.151    11.072    
    SLICE_X15Y163        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.099    ps_clock_led_i/led_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  8.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.123ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 r  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.027     0.752    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.772 r  ps_clock_led_i/led_0/inst/state[1]_i_2/O
                         net (fo=1, routed)           0.006     0.778    ps_clock_led_i/led_0/inst/state[1]_i_2_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.659     0.797    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[1]/C
                         clock pessimism             -0.105     0.692    
    SLICE_X15Y164        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.739    ps_clock_led_i/led_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.123ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 f  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.027     0.752    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.775 r  ps_clock_led_i/led_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.017     0.792    ps_clock_led_i/led_0/inst/state[0]_i_1_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.659     0.797    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
                         clock pessimism             -0.105     0.692    
    SLICE_X15Y164        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.738    ps_clock_led_i/led_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.573ns (routing 0.110ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.123ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.573     0.684    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.723 f  ps_clock_led_i/led_0/inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.034     0.757    ps_clock_led_i/led_0/inst/counter_reg_n_0_[0]
    SLICE_X16Y160        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.779 r  ps_clock_led_i/led_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.021     0.800    ps_clock_led_i/led_0/inst/counter[0]
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.658     0.796    ps_clock_led_i/led_0/inst/clk
    SLICE_X16Y160        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[0]/C
                         clock pessimism             -0.106     0.690    
    SLICE_X16Y160        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.736    ps_clock_led_i/led_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.062ns (38.037%)  route 0.101ns (61.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.569ns (routing 0.110ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.123ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.569     0.680    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.719 f  ps_clock_led_i/led_0/inst/counter_reg[25]/Q
                         net (fo=29, routed)          0.086     0.805    ps_clock_led_i/led_0/inst/counter_reg_n_0_[25]
    SLICE_X15Y162        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.828 r  ps_clock_led_i/led_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.015     0.843    ps_clock_led_i/led_0/inst/counter[13]
    SLICE_X15Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.654     0.792    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[13]/C
                         clock pessimism             -0.063     0.729    
    SLICE_X15Y162        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.775    ps_clock_led_i/led_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.569ns (routing 0.110ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.123ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.569     0.680    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.719 f  ps_clock_led_i/led_0/inst/counter_reg[25]/Q
                         net (fo=29, routed)          0.086     0.805    ps_clock_led_i/led_0/inst/counter_reg_n_0_[25]
    SLICE_X15Y162        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.827 r  ps_clock_led_i/led_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.016     0.843    ps_clock_led_i/led_0/inst/counter[9]
    SLICE_X15Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.654     0.792    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y162        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[9]/C
                         clock pessimism             -0.063     0.729    
    SLICE_X15Y162        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.775    ps_clock_led_i/led_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.087ns (69.600%)  route 0.038ns (30.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.123ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 r  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.032     0.757    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     0.805 r  ps_clock_led_i/led_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.006     0.811    ps_clock_led_i/led_0/inst/led[2]_i_1_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.655     0.793    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[2]/C
                         clock pessimism             -0.099     0.694    
    SLICE_X15Y164        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.741    ps_clock_led_i/led_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.089ns (64.493%)  route 0.049ns (35.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.123ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 f  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.032     0.757    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     0.807 r  ps_clock_led_i/led_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.017     0.824    ps_clock_led_i/led_0/inst/led[1]_i_1_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.655     0.793    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[1]/C
                         clock pessimism             -0.099     0.694    
    SLICE_X15Y164        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.740    ps_clock_led_i/led_0/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.087ns (60.417%)  route 0.057ns (39.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.123ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 f  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.051     0.776    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     0.824 r  ps_clock_led_i/led_0/inst/led[3]_i_1/O
                         net (fo=1, routed)           0.006     0.830    ps_clock_led_i/led_0/inst/led[3]_i_1_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.655     0.793    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[3]/C
                         clock pessimism             -0.099     0.694    
    SLICE_X15Y164        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.741    ps_clock_led_i/led_0/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.061ns (31.771%)  route 0.131ns (68.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.569ns (routing 0.110ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.123ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.569     0.680    ps_clock_led_i/led_0/inst/clk
    SLICE_X17Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.719 f  ps_clock_led_i/led_0/inst/counter_reg[25]/Q
                         net (fo=29, routed)          0.115     0.834    ps_clock_led_i/led_0/inst/counter_reg_n_0_[25]
    SLICE_X15Y161        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.856 r  ps_clock_led_i/led_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.016     0.872    ps_clock_led_i/led_0/inst/counter[4]
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.649     0.787    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y161        FDCE                                         r  ps_clock_led_i/led_0/inst/counter_reg[4]/C
                         clock pessimism             -0.063     0.724    
    SLICE_X15Y161        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.770    ps_clock_led_i/led_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ps_clock_led_i/led_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_clock_led_i/led_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.089ns (57.051%)  route 0.067ns (42.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.575ns (routing 0.110ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.123ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.575     0.686    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.725 r  ps_clock_led_i/led_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.051     0.776    ps_clock_led_i/led_0/inst/state[0]
    SLICE_X15Y164        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.826 r  ps_clock_led_i/led_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.016     0.842    ps_clock_led_i/led_0/inst/led[0]_i_1_n_0
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_clock_led_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.655     0.793    ps_clock_led_i/led_0/inst/clk
    SLICE_X15Y164        FDCE                                         r  ps_clock_led_i/led_0/inst/led_reg[0]/C
                         clock pessimism             -0.099     0.694    
    SLICE_X15Y164        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.740    ps_clock_led_i/led_0/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.003         10.000      6.997      PS8_X0Y0       ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y162  ps_clock_led_i/led_0/inst/counter_reg[9]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[0]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[1]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[2]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[3]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/state_reg[0]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y164  ps_clock_led_i/led_0/inst/state_reg[1]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X15Y162  ps_clock_led_i/led_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y161  ps_clock_led_i/led_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y161  ps_clock_led_i/led_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y161  ps_clock_led_i/led_0/inst/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/state_reg[0]/C
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       ps_clock_led_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y162  ps_clock_led_i/led_0/inst/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[0]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[1]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[2]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/led_reg[3]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/state_reg[0]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X15Y164  ps_clock_led_i/led_0/inst/state_reg[1]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X16Y160  ps_clock_led_i/led_0/inst/counter_reg[0]/C



