

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:25:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       text_solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.210 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  4.031 us|  4.031 us|  266|  266|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop_dot_product_loop  |      263|      263|        12|          4|          1|    64|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     396|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     744|   1114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_248_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln8_1_fu_282_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln8_fu_186_p2        |         +|   0|  0|  13|           4|           1|
    |icmp_ln12_1_fu_254_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln12_fu_192_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln8_fu_180_p2       |      icmp|   0|  0|  11|           7|           8|
    |grp_fu_172_p0            |    select|   0|  0|  32|           1|           1|
    |select_ln14_1_fu_267_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_fu_260_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln8_2_fu_206_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln8_fu_198_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 175|          36|          93|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_143_p4               |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_131_p4  |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_154_p4               |   9|          2|    4|          8|
    |ap_phi_mux_sum_phi_fu_165_p4             |   9|          2|   32|         64|
    |i_reg_139                                |   9|          2|    4|          8|
    |indvar_flatten_reg_127                   |   9|          2|    7|         14|
    |j_reg_150                                |   9|          2|    4|          8|
    |sum_reg_161                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 132|         28|   97|        200|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln12_reg_345                 |   4|   0|    4|          0|
    |add_ln8_1_reg_374                |   7|   0|    7|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_139                        |   4|   0|    4|          0|
    |icmp_ln12_1_reg_350              |   1|   0|    1|          0|
    |icmp_ln12_reg_308                |   1|   0|    1|          0|
    |icmp_ln12_reg_308_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln8_reg_304                 |   1|   0|    1|          0|
    |indvar_flatten_reg_127           |   7|   0|    7|          0|
    |j_reg_150                        |   4|   0|    4|          0|
    |mul_reg_379                      |  32|   0|   32|          0|
    |select_ln14_1_reg_359            |  32|   0|   32|          0|
    |select_ln14_reg_354              |  32|   0|   32|          0|
    |select_ln8_2_reg_313             |   4|   0|    4|          0|
    |sum_1_reg_389                    |  32|   0|   32|          0|
    |sum_reg_161                      |  32|   0|   32|          0|
    |trunc_ln12_reg_319               |   1|   0|    1|          0|
    |icmp_ln12_1_reg_350              |  64|  32|    1|          0|
    |icmp_ln8_reg_304                 |  64|  32|    1|          0|
    |select_ln8_2_reg_313             |  64|  32|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 396|  96|  210|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|M_0_address0     |  out|    5|   ap_memory|            M_0|         array|
|M_0_ce0          |  out|    1|   ap_memory|            M_0|         array|
|M_0_q0           |   in|   32|   ap_memory|            M_0|         array|
|M_1_address0     |  out|    5|   ap_memory|            M_1|         array|
|M_1_ce0          |  out|    1|   ap_memory|            M_1|         array|
|M_1_q0           |   in|   32|   ap_memory|            M_1|         array|
|V_In_0_address0  |  out|    2|   ap_memory|         V_In_0|         array|
|V_In_0_ce0       |  out|    1|   ap_memory|         V_In_0|         array|
|V_In_0_q0        |   in|   32|   ap_memory|         V_In_0|         array|
|V_In_1_address0  |  out|    2|   ap_memory|         V_In_1|         array|
|V_In_1_ce0       |  out|    1|   ap_memory|         V_In_1|         array|
|V_In_1_q0        |   in|   32|   ap_memory|         V_In_1|         array|
|V_Out_address0   |  out|    3|   ap_memory|          V_Out|         array|
|V_Out_ce0        |  out|    1|   ap_memory|          V_Out|         array|
|V_Out_we0        |  out|    1|   ap_memory|          V_Out|         array|
|V_Out_d0         |  out|   32|   ap_memory|          V_Out|         array|
+-----------------+-----+-----+------------+---------------+--------------+

