// hps_signal_buffer_altera_gpio_2210_dfphogy.v

// This file was auto-generated from altera_gpio_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.3 212

`timescale 1 ps / 1 ps
module hps_signal_buffer_altera_gpio_2210_dfphogy (
		input  wire       ck,     //     ck.export, In input and output paths, this clock feeds a packed register or DDIO. In bidirectional mode, this clock is the unique clock for the input and output paths if you turn off the Separate input/output Clocks parameter.
		output wire [0:0] dout,   //   dout.export, Data output to the FPGA core in input or bidirectional mode, DATA_SIZE depends on the register mode: Bypass or simple register - DATA_SIZE = SIZE DDIO - DATA_SIZE = 2 x SIZE
		input  wire [0:0] din,    //    din.export, Data input from the FPGA core in output or bidirectional mode.
		input  wire [0:0] oe,     //     oe.export, OE input from the FPGA core in output mode with Enable output enable port turned on, or bidirectional mode. OE is active high. When transmitting data, set this signal to 1. When receiving data, set this signal to 0.
		inout  wire [0:0] pad_io  // pad_io.export, Bidirectional signal connection with the pad.
	);

	altera_gpio #(
		.SIZE                (1),
		.PIN_TYPE            ("bidir"),
		.REGISTER_MODE       ("sdr"),
		.HALF_RATE           ("false"),
		.DDIO_WITH_DELAY     ("false"),
		.SEPARATE_I_O_CLOCKS ("false"),
		.BUFFER_TYPE         ("single-ended"),
		.PSEUDO_DIFF         ("false"),
		.ARESET_MODE         ("none"),
		.SRESET_MODE         ("none"),
		.OPEN_DRAIN          ("false"),
		.BUS_HOLD            ("false"),
		.ENABLE_OE           ("false"),
		.ENABLE_CKE          ("false"),
		.ENABLE_TERM         ("false")
	) core (
		.ck                 (ck),     //   input,  width = 1,     ck.export
		.dout               (dout),   //  output,  width = 1,   dout.export
		.din                (din),    //   input,  width = 1,    din.export
		.oe                 (oe),     //   input,  width = 1,     oe.export
		.pad_io             (pad_io), //   inout,  width = 1, pad_io.export
		.cke                (1'b1),   // (terminated),                    
		.ck_in              (1'b0),   // (terminated),                    
		.ck_out             (1'b0),   // (terminated),                    
		.pad_io_b           (),       // (terminated),                    
		.pad_in             (1'b0),   // (terminated),                    
		.pad_in_b           (1'b0),   // (terminated),                    
		.pad_out            (),       // (terminated),                    
		.pad_out_b          (),       // (terminated),                    
		.terminationcontrol (1'b0),   // (terminated),                    
		.aclr               (1'b0),   // (terminated),                    
		.aset               (1'b0),   // (terminated),                    
		.sclr               (1'b0),   // (terminated),                    
		.sset               (1'b0)    // (terminated),                    
	);

endmodule
