# Verilog-Digital-Designs  

This repository contains a collection of digital designs written in Verilog HDL and developed using Xilinx Vivado. The designs are accompanied by simulation testbenches for verification.
The repository reflects a progressive exploration of digital logic concepts, RTL design practices, and simulation workflows.

 **Designs included :** 

1. Logic gates
2. Half adder
3. Adder Circuits
4. Multiplexers
5. Binary to Gray Code Converter
6. Gray to Binary Code Converter
7. Watchdog Timer
