--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml principal.twx principal.ncd -o principal.twr principal.pcf

Design file:              principal.ncd
Physical constraint file: principal.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_principal
---------------+------------+------------+-------------------+--------+
               |Max Setup to|Max Hold to |                   | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
---------------+------------+------------+-------------------+--------+
PB_principal   |    3.898(R)|    0.048(R)|clk_principal_BUFGP|   0.000|
clk_out        |    3.156(R)|    0.366(R)|clk_principal_BUFGP|   0.000|
reset_principal|    4.778(R)|    0.599(R)|clk_principal_BUFGP|   0.000|
---------------+------------+------------+-------------------+--------+

Clock clk_principal to Pad
----------------+------------+-------------------+--------+
                | clk (edge) |                   | Clock  |
Destination     |   to PAD   |Internal Clock(s)  | Phase  |
----------------+------------+-------------------+--------+
out_principal<0>|    8.344(R)|clk_principal_BUFGP|   0.000|
out_principal<1>|    8.035(R)|clk_principal_BUFGP|   0.000|
out_principal<2>|    7.717(R)|clk_principal_BUFGP|   0.000|
out_principal<3>|    8.409(R)|clk_principal_BUFGP|   0.000|
----------------+------------+-------------------+--------+

Clock to Setup on destination clock clk_principal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_principal  |    6.752|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 21 23:35:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



