<stg><name>foo</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_r, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %c, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_r, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %c_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %b_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %a_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="8">
<![CDATA[
entry:16 %conv = sext i8 %a_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8">
<![CDATA[
entry:17 %b_cast = sext i8 %b_read

]]></Node>
<StgValue><ssdm name="b_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8">
<![CDATA[
entry:18 %sext_ln3 = sext i8 %c_read

]]></Node>
<StgValue><ssdm name="sext_ln3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:19 %add_ln5 = add i9 %sext_ln3, i9 %b_cast

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
entry:20 %sext_ln5 = sext i9 %add_ln5

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln3 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc:0 %i = phi i2 %add_ln3, void %for.inc.split, i2, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln3 = icmp_eq  i2 %i, i2

]]></Node>
<StgValue><ssdm name="icmp_ln3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:4 %add_ln3 = add i2 %i, i2

]]></Node>
<StgValue><ssdm name="add_ln3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln3 = br i1 %icmp_ln3, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="2">
<![CDATA[
for.inc.split:1 %zext_ln4 = zext i2 %i

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:2 %in_r_addr = getelementptr i32 %in_r, i64, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="in_r_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:3 %x = load i2 %in_r_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:3 %x = load i2 %in_r_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:4 %mul_ln5 = mul i32 %x, i32 %conv

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %y = add i32 %sext_ln5, i32 %mul_ln5

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %out_r_addr = getelementptr i32 %out_r, i64, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="out_r_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.inc.split:7 %store_ln6 = store i32 %y, i2 %out_r_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end:0 %ret_ln8 = ret

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="55" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="56" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="57" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="empty_2" to="spectopmodule_ln0" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="in_r" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="66" from="empty" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="86" from="in_r" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="95" from="in_r" to="specbitsmap_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="97" from="a" to="specbitsmap_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="99" from="a" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="111" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="117" from="b" to="specbitsmap_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="119" from="b" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="120" from="empty_1" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="136" from="c" to="specbitsmap_ln0" fromId="56" toId="13">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="138" from="c" to="specinterface_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="100" toId="14">
</dataflow>
<dataflow id="140" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="15">
</dataflow>
<dataflow id="155" from="out_r" to="specinterface_ln0" fromId="57" toId="15">
</dataflow>
<dataflow id="156" from="empty" to="specinterface_ln0" fromId="65" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="158" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="160" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="162" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="165" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="166" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="167" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="172" from="out_r" to="specmemcore_ln0" fromId="57" toId="16">
</dataflow>
<dataflow id="173" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="174" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="175" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="177" from="out_r" to="specbitsmap_ln0" fromId="57" toId="17">
</dataflow>
<dataflow id="179" from="_ssdm_op_Read.ap_auto.i8" to="c_read" fromId="178" toId="18">
</dataflow>
<dataflow id="180" from="c" to="c_read" fromId="56" toId="18">
</dataflow>
<dataflow id="181" from="_ssdm_op_Read.ap_auto.i8" to="b_read" fromId="178" toId="19">
</dataflow>
<dataflow id="182" from="b" to="b_read" fromId="55" toId="19">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i8" to="a_read" fromId="178" toId="20">
</dataflow>
<dataflow id="184" from="a" to="a_read" fromId="54" toId="20">
</dataflow>
<dataflow id="185" from="a_read" to="conv" fromId="20" toId="21">
</dataflow>
<dataflow id="186" from="b_read" to="b_cast" fromId="19" toId="22">
</dataflow>
<dataflow id="187" from="c_read" to="sext_ln3" fromId="18" toId="23">
</dataflow>
<dataflow id="188" from="sext_ln3" to="add_ln5" fromId="23" toId="24">
</dataflow>
<dataflow id="189" from="b_cast" to="add_ln5" fromId="22" toId="24">
</dataflow>
<dataflow id="190" from="add_ln5" to="sext_ln5" fromId="24" toId="25">
</dataflow>
<dataflow id="191" from="add_ln3" to="i" fromId="31" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln0" to="i" fromId="42" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="194" from="StgValue_193" to="i" fromId="193" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="br_ln3" to="i" fromId="26" toId="27">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="196" toId="28">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specpipeline_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="200" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="28">
</dataflow>
<dataflow id="201" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="28">
</dataflow>
<dataflow id="204" from="p_str" to="specpipeline_ln0" fromId="203" toId="28">
</dataflow>
<dataflow id="205" from="i" to="icmp_ln3" fromId="27" toId="29">
</dataflow>
<dataflow id="207" from="StgValue_206" to="icmp_ln3" fromId="206" toId="29">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="208" toId="30">
</dataflow>
<dataflow id="211" from="StgValue_210" to="empty" fromId="210" toId="30">
</dataflow>
<dataflow id="212" from="StgValue_210" to="empty" fromId="210" toId="30">
</dataflow>
<dataflow id="213" from="StgValue_210" to="empty" fromId="210" toId="30">
</dataflow>
<dataflow id="214" from="i" to="add_ln3" fromId="27" toId="31">
</dataflow>
<dataflow id="216" from="StgValue_215" to="add_ln3" fromId="215" toId="31">
</dataflow>
<dataflow id="217" from="icmp_ln3" to="br_ln3" fromId="29" toId="32">
</dataflow>
<dataflow id="218" from="i" to="zext_ln4" fromId="27" toId="33">
</dataflow>
<dataflow id="219" from="in_r" to="in_r_addr" fromId="53" toId="34">
</dataflow>
<dataflow id="221" from="StgValue_220" to="in_r_addr" fromId="220" toId="34">
</dataflow>
<dataflow id="222" from="zext_ln4" to="in_r_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="223" from="in_r_addr" to="x" fromId="34" toId="35">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="specloopname_ln3" fromId="224" toId="36">
</dataflow>
<dataflow id="227" from="empty_3" to="specloopname_ln3" fromId="226" toId="36">
</dataflow>
<dataflow id="228" from="in_r_addr" to="x" fromId="34" toId="37">
</dataflow>
<dataflow id="229" from="x" to="mul_ln5" fromId="37" toId="38">
</dataflow>
<dataflow id="230" from="conv" to="mul_ln5" fromId="21" toId="38">
</dataflow>
<dataflow id="231" from="sext_ln5" to="y" fromId="25" toId="39">
</dataflow>
<dataflow id="232" from="mul_ln5" to="y" fromId="38" toId="39">
</dataflow>
<dataflow id="233" from="out_r" to="out_r_addr" fromId="57" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_220" to="out_r_addr" fromId="220" toId="40">
</dataflow>
<dataflow id="235" from="zext_ln4" to="out_r_addr" fromId="33" toId="40">
</dataflow>
<dataflow id="236" from="y" to="store_ln6" fromId="39" toId="41">
</dataflow>
<dataflow id="237" from="out_r_addr" to="store_ln6" fromId="40" toId="41">
</dataflow>
<dataflow id="238" from="icmp_ln3" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="239" from="icmp_ln3" to="StgValue_3" fromId="29" toId="3">
</dataflow>
</dataflows>


</stg>
