#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 16 09:54:54 2019
# Process ID: 99802
# Current directory: /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1
# Command line: vivado -log design_1_batch_align2D_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_batch_align2D_0_0.tcl
# Log file: /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/design_1_batch_align2D_0_0.vds
# Journal file: /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_batch_align2D_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1437.121 ; gain = 0.000 ; free physical = 10577 ; free virtual = 39269
Command: synth_design -top design_1_batch_align2D_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 102388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1506.121 ; gain = 60.996 ; free physical = 9855 ; free virtual = 38556
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_batch_align2D_0_0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/synth/design_1_batch_align2D_0_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:12]
	Parameter ap_ST_fsm_state1 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage2 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage3 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage1 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage2 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage3 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 230'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 230'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 230'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 230'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage1 bound to: 230'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage2 bound to: 230'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage3 bound to: 230'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 230'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 230'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 230'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 230'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 230'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 230'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 230'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 230'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 230'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 230'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 230'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 230'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 230'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 230'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 230'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 230'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 230'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 230'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 230'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 230'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 230'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 230'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 230'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state234 bound to: 230'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state235 bound to: 230'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 230'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 230'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state238 bound to: 230'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state239 bound to: 230'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 230'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state241 bound to: 230'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state242 bound to: 230'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 230'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 230'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state245 bound to: 230'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state246 bound to: 230'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state247 bound to: 230'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state248 bound to: 230'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state249 bound to: 230'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state250 bound to: 230'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state251 bound to: 230'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state252 bound to: 230'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state253 bound to: 230'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state254 bound to: 230'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 230'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state257 bound to: 230'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state258 bound to: 230'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state259 bound to: 230'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state260 bound to: 230'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state261 bound to: 230'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 230'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state264 bound to: 230'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state265 bound to: 230'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state266 bound to: 230'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state267 bound to: 230'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state268 bound to: 230'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PARAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PARAM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_M_AXI_PYR_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_PYR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PYR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PYR_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PYR_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PYR_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PATCHES_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_PATCHES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PATCHES_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PATCHES_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PATCHES_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PATCHES_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_POS_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_POS_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_POS_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_POS_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_POS_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_POS_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DEBUG_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DEBUG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DEBUG_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DEBUG_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PARAM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PYR_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PATCHES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_POS_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DEBUG_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:744]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_data' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 473760 - type: integer 
	Parameter AddressWidth bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_data_ram' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
	Parameter MEM_SIZE bound to: 473760 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:22]
INFO: [Synth 8-3876] $readmem data file './batch_align2D_pyr_data_ram.dat' is read successfully [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:25]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_data_ram' (1#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:9]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_data' (2#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_data.v:46]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_ctrl_s_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_PYR_DATA_PTR_DATA_0 bound to: 6'b010000 
	Parameter ADDR_PYR_DATA_PTR_DATA_1 bound to: 6'b010100 
	Parameter ADDR_PYR_DATA_PTR_CTRL bound to: 6'b011000 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_DATA_0 bound to: 6'b011100 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_DATA_1 bound to: 6'b100000 
	Parameter ADDR_REF_PATCH_WITH_BORDER_PTR_CTRL bound to: 6'b100100 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_DATA_0 bound to: 6'b101000 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_DATA_1 bound to: 6'b101100 
	Parameter ADDR_CUR_PX_ESTIMATE_PTR_CTRL bound to: 6'b110000 
	Parameter ADDR_INV_OUT_DATA_0 bound to: 6'b110100 
	Parameter ADDR_INV_OUT_DATA_1 bound to: 6'b111000 
	Parameter ADDR_INV_OUT_CTRL bound to: 6'b111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_ctrl_s_axi.v:229]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_ctrl_s_axi' (3#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_param_s_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_param_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_IMG_W_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IMG_W_CTRL bound to: 7'b0010100 
	Parameter ADDR_IMG_H_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_IMG_H_CTRL bound to: 7'b0011100 
	Parameter ADDR_LEVELS_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_LEVELS_DATA_1 bound to: 7'b0100100 
	Parameter ADDR_LEVELS_DATA_2 bound to: 7'b0101000 
	Parameter ADDR_LEVELS_DATA_3 bound to: 7'b0101100 
	Parameter ADDR_LEVELS_CTRL bound to: 7'b0110000 
	Parameter ADDR_CONVERGED_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_CONVERGED_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_CONVERGED_CTRL bound to: 7'b0111100 
	Parameter ADDR_N_ITER_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_N_ITER_CTRL bound to: 7'b1000100 
	Parameter ADDR_TRANSFER_PYR_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_TRANSFER_PYR_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_param_s_axi.v:219]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_param_s_axi' (4#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_param_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_throttl' (5#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo' (6#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_decoder' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:693]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_decoder' (7#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:693]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_reg_slice' (8#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized0' (8#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_buffer' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized1' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_fifo__parameterized2' (9#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_write' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_buffer__parameterized0' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0' (10#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi_read' (11#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pyr_m_axi' (12#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_throttl' (13#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo' (14#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_decoder' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:693]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_decoder' (15#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:693]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_reg_slice' (16#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized0' (16#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_buffer' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized1' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_fifo__parameterized2' (17#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_write' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_buffer__parameterized0' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_patches_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:315]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_reg_slice__parameterized0' (18#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi_read' (19#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_patches_m_axi' (20#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_throttl' (21#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo' (22#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice' (23#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized0' (23#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_buffer' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized1' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_fifo__parameterized2' (24#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_write' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_buffer__parameterized0' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0' (25#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi_read' (26#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_pos_r_m_axi' (27#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_throttl' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_throttl' (28#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_write' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo' (29#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_reg_slice' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_reg_slice' (30#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized0' (30#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_buffer' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_buffer' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized1' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized2' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_fifo__parameterized2' (31#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_write' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_read' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_buffer__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_buffer__parameterized0' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_debug_m_axi_reg_slice__parameterized0' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_reg_slice__parameterized0' (32#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi_read' (33#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_debug_m_axi' (34#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_faddfsub_2_full_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_faddfsub_2_full_dsp_32' (52#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1' (53#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fsub_2_full_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fsub_2_full_dsp_32' (54#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fsub_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1' (55#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' (63#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' (64#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fdiv_32ns_32ns_32_8_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fdiv_32ns_32ns_32_8_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fdiv_6_no_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fdiv_6_no_dsp_32' (71#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_fdiv_6_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fdiv_32ns_32ns_32_8_1' (72#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_fdiv_32ns_32ns_32_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_sitofp_32s_32_3_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_sitofp_32s_32_3_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_sitofp_1_no_dsp_32' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_sitofp_1_no_dsp_32' (79#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/ip/batch_align2D_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_sitofp_32s_32_3_1' (80#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_sitofp_32s_32_3_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_mux_1287_8_1_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_1287_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 8 - type: integer 
	Parameter din101_WIDTH bound to: 8 - type: integer 
	Parameter din102_WIDTH bound to: 8 - type: integer 
	Parameter din103_WIDTH bound to: 8 - type: integer 
	Parameter din104_WIDTH bound to: 8 - type: integer 
	Parameter din105_WIDTH bound to: 8 - type: integer 
	Parameter din106_WIDTH bound to: 8 - type: integer 
	Parameter din107_WIDTH bound to: 8 - type: integer 
	Parameter din108_WIDTH bound to: 8 - type: integer 
	Parameter din109_WIDTH bound to: 8 - type: integer 
	Parameter din110_WIDTH bound to: 8 - type: integer 
	Parameter din111_WIDTH bound to: 8 - type: integer 
	Parameter din112_WIDTH bound to: 8 - type: integer 
	Parameter din113_WIDTH bound to: 8 - type: integer 
	Parameter din114_WIDTH bound to: 8 - type: integer 
	Parameter din115_WIDTH bound to: 8 - type: integer 
	Parameter din116_WIDTH bound to: 8 - type: integer 
	Parameter din117_WIDTH bound to: 8 - type: integer 
	Parameter din118_WIDTH bound to: 8 - type: integer 
	Parameter din119_WIDTH bound to: 8 - type: integer 
	Parameter din120_WIDTH bound to: 8 - type: integer 
	Parameter din121_WIDTH bound to: 8 - type: integer 
	Parameter din122_WIDTH bound to: 8 - type: integer 
	Parameter din123_WIDTH bound to: 8 - type: integer 
	Parameter din124_WIDTH bound to: 8 - type: integer 
	Parameter din125_WIDTH bound to: 8 - type: integer 
	Parameter din126_WIDTH bound to: 8 - type: integer 
	Parameter din127_WIDTH bound to: 8 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_mux_1287_8_1_1' (81#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_1287_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_mux_1007_8_1_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_1007_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_mux_1007_8_1_1' (82#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_1007_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_mux_366_32_1_1' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_366_32_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_mux_366_32_1_1' (83#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_mux_366_32_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:13897]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D' (84#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_batch_align2D_0_0' (85#1) [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/synth/design_1_batch_align2D_0_0.v:61]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1923.312 ; gain = 478.188 ; free physical = 8500 ; free virtual = 37212
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1923.312 ; gain = 478.188 ; free physical = 8526 ; free virtual = 37238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1923.312 ; gain = 478.188 ; free physical = 8526 ; free virtual = 37238
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_0/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.488 ; gain = 0.000 ; free physical = 7073 ; free virtual = 35842
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 26 instances
  FDE => FDRE: 44 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.492 ; gain = 0.000 ; free physical = 7064 ; free virtual = 35835
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2838.492 ; gain = 0.004 ; free physical = 7061 ; free virtual = 35833
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2838.492 ; gain = 1393.367 ; free physical = 7450 ; free virtual = 36173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2838.492 ; gain = 1393.367 ; free physical = 7450 ; free virtual = 36173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2838.492 ; gain = 1393.367 ; free physical = 7450 ; free virtual = 36173
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_param_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_param_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pyr_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pyr_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_patches_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_patches_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_patches_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pos_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_pos_r_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_debug_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D_debug_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_debug_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pos_addr_reg_9896_reg[61:0]' into 'tmp_84_cast_reg_9889_reg[61:0]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:3224]
INFO: [Synth 8-4471] merging register 'pos_addr_reg_9896_reg[63:62]' into 'debug_addr_reg_9883_reg[63:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:14184]
INFO: [Synth 8-4471] merging register 'pos_addr_1_reg_11518_reg[63:63]' into 'tmp_84_cast_reg_9889_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:14185]
INFO: [Synth 8-4471] merging register 'pos_addr_2_reg_12296_reg[63:63]' into 'tmp_84_cast_reg_9889_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:14186]
INFO: [Synth 8-4471] merging register 'pos_addr_3_reg_13025_reg[63:63]' into 'tmp_84_cast_reg_9889_reg[62:62]' [/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/8017/hdl/verilog/batch_align2D.v:14187]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_4239_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_4256_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_6708_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_6782_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_1_fu_7495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_2_fu_8223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_3_fu_8951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_9679_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_9733_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_i_fu_9865_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_i_fu_9851_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_i_fu_9837_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_i_fu_9823_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_i_fu_9809_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_9795_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_9781_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_4239_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_4256_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_6708_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_6782_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_1_fu_7495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_2_fu_8223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_3_fu_8951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_9679_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_9733_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_i_fu_9865_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_i_fu_9851_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_i_fu_9837_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_i_fu_9823_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_i_fu_9809_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_9795_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_9781_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_r_AWLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_2466_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_2458_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_param_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_param_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pyr_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pyr_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_patches_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_patches_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pos_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_pos_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_debug_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_debug_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:02:28 . Memory (MB): peak = 2838.492 ; gain = 1393.367 ; free physical = 7291 ; free virtual = 36085
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1:/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1:/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'batch_align2D_fdiv_32ns_32ns_32_8_1:/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |           6|      4413|
|2     |batch_align2D__GCB0                 |           1|     30581|
|3     |batch_align2D__GCB1                 |           1|     29619|
|4     |batch_align2D__GCB2                 |           1|     38530|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data301" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data271" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data231" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data221" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data181" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data171" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_4239_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM batch_align2D_pyr_data_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_write/rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'inst/i_4_0/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_debug_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4_0/batch_align2D_pos_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_pos_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/i_4_0/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/batch_align2D_pos_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4_0/batch_align2D_pyr_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D_param_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D_param_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_pyr_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_pyr_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_debug_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_debug_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module batch_align2D_patches_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module batch_align2D_patches_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:57 . Memory (MB): peak = 2838.492 ; gain = 1393.367 ; free physical = 8323 ; free virtual = 37202
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/pyr_data_U/i_4_0/batch_align2D_pyr_data_ram_U/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/batch_align2D_pyr_m_axi_U/bus_readi_4_70/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/batch_align2D_pos_r_m_axi_U/i_4_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/batch_align2D_pos_r_m_axi_U/i_4_60/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/batch_align2D_debug_m_axi_U/i_4_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/batch_align2D_patches_m_axi_U/bus_readi_4_70/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |           6|      3293|
|2     |batch_align2D__GCB0                 |           1|     16311|
|3     |batch_align2D__GCB1                 |           1|     17620|
|4     |batch_align2D__GCB2                 |           1|     21957|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:16 ; elapsed = 00:05:48 . Memory (MB): peak = 2941.234 ; gain = 1496.109 ; free physical = 7153 ; free virtual = 36117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM batch_align2D_pyr_data_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM batch_align2D_pyr_data_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM batch_align2D_pyr_data_ram_U/ram_reg
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:05:57 . Memory (MB): peak = 3050.125 ; gain = 1605.000 ; free physical = 6504 ; free virtual = 35568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |batch_align2D_fdiv_32ns_32ns_32_8_1 |           6|      3293|
|2     |batch_align2D__GCB0                 |           1|     16311|
|3     |batch_align2D__GCB1                 |           1|     17620|
|4     |batch_align2D__GCB2                 |           1|     21957|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:46 ; elapsed = 00:06:19 . Memory (MB): peak = 3070.586 ; gain = 1625.461 ; free physical = 6025 ; free virtual = 35160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:51 ; elapsed = 00:06:24 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5949 ; free virtual = 35143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:06:24 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5949 ; free virtual = 35142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:06:29 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5945 ; free virtual = 35144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:06:29 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5944 ; free virtual = 35144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:06:31 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5925 ; free virtual = 35126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:06:31 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5934 ; free virtual = 35135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |   194|
|2     |DSP48E1    |    26|
|3     |LUT1       |   132|
|4     |LUT2       |  1470|
|5     |LUT3       |  5932|
|6     |LUT4       |  1523|
|7     |LUT5       |  2817|
|8     |LUT6       |  6691|
|9     |MUXCY      |  4349|
|10    |MUXF7      |   477|
|11    |MUXF8      |     8|
|12    |RAMB18E2   |     5|
|13    |RAMB36E2_3 |    15|
|14    |RAMB36E2_4 |    86|
|15    |RAMB36E2_5 |    15|
|16    |SRL16E     |   539|
|17    |XORCY      |  4113|
|18    |FDE        |    44|
|19    |FDRE       | 17309|
|20    |FDSE       |    11|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:06:31 . Memory (MB): peak = 3070.590 ; gain = 1625.465 ; free physical = 5934 ; free virtual = 35135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:05:26 . Memory (MB): peak = 3070.590 ; gain = 710.285 ; free physical = 5968 ; free virtual = 35170
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:06:31 . Memory (MB): peak = 3070.594 ; gain = 1625.465 ; free physical = 5969 ; free virtual = 35170
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.605 ; gain = 0.000 ; free physical = 7751 ; free virtual = 36874
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 792 instances were transformed.
  (CARRY4) => CARRY8: 722 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 26 instances
  FDE => FDRE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
717 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:17 ; elapsed = 00:06:49 . Memory (MB): peak = 3102.605 ; gain = 1665.484 ; free physical = 7842 ; free virtual = 36964
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.605 ; gain = 0.000 ; free physical = 7827 ; free virtual = 36949
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/design_1_batch_align2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3126.625 ; gain = 24.020 ; free physical = 7829 ; free virtual = 36965
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_batch_align2D_0_0, cache-ID = 2f6872c642e20c2a
INFO: [Coretcl 2-1174] Renamed 1077 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.625 ; gain = 0.000 ; free physical = 7718 ; free virtual = 36902
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/design_1_batch_align2D_0_0_synth_1/design_1_batch_align2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3126.625 ; gain = 0.000 ; free physical = 7717 ; free virtual = 36915
INFO: [runtcl-4] Executing : report_utilization -file design_1_batch_align2D_0_0_utilization_synth.rpt -pb design_1_batch_align2D_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 10:03:02 2019...
