<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx485t-ffg1761-2</Part>
        <TopModelName>v_csc</TopModelName>
        <TargetClockPeriod>6.74</TargetClockPeriod>
        <ClockUncertainty>1.82</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.782</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4679</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>16801790</Worst-caseLatency>
            <Best-caseRealTimeLatency>31.522 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.113 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>4679</min>
                    <max>16801787</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>4679</Interval-min>
            <Interval-max>16801787</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>9</DSP>
            <FF>6419</FF>
            <LUT>7008</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2060</BRAM_18K>
            <DSP>2800</DSP>
            <FF>607200</FF>
            <LUT>303600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>40</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>40</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>v_csc</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Block_entry3_proc_U0</InstName>
                    <ModuleName>Block_entry3_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>268</ID>
                </Instance>
                <Instance>
                    <InstName>AXIvideo2MultiPixStream_U0</InstName>
                    <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_257</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>257</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_262</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>262</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>196</ID>
                            <BindInstances>j_4_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>225</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_4_fu_278_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_csc_core_U0</InstName>
                    <ModuleName>v_csc_core</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>368</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348</InstName>
                            <ModuleName>v_csc_core_Pipeline_VITIS_LOOP_136_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>348</ID>
                            <BindInstances>mul_16s_12ns_28_1_1_U92 mul_12ns_16s_28_1_1_U93 mac_muladd_12ns_16s_26s_29_4_1_U98 add_ln192_4_fu_690_p2 add_ln192_fu_694_p2 mac_muladd_12ns_16s_26s_29_4_1_U98 add_ln192_3_fu_858_p2 add_ln192_2_fu_714_p2 mul_16s_12ns_28_1_1_U94 mul_12ns_16s_28_1_1_U95 mac_muladd_12ns_16s_26s_29_4_1_U99 add_ln194_4_fu_736_p2 add_ln194_fu_740_p2 mac_muladd_12ns_16s_26s_29_4_1_U99 add_ln194_3_fu_862_p2 add_ln194_2_fu_760_p2 mul_16s_12ns_28_1_1_U96 mul_12ns_16s_28_1_1_U97 mac_muladd_12ns_16s_26s_29_4_1_U100 add_ln196_4_fu_782_p2 add_ln196_fu_786_p2 mac_muladd_12ns_16s_26s_29_4_1_U100 add_ln196_3_fu_866_p2 add_ln196_2_fu_806_p2 x_3_fu_435_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln134_fu_393_p2 add_ln134_1_fu_403_p2 y_3_fu_438_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>MultiPixStream2AXIvideo_U0</InstName>
                    <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_145</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>145</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_151</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>151</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120</InstName>
                            <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <BindInstances>j_2_fu_222_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_162_p2 i_2_fu_176_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>HwReg_InVideoFormat_channel_U HwReg_OutVideoFormat_channel_U HwReg_ColStart_channel_U HwReg_ColEnd_channel_U HwReg_RowStart_channel_U HwReg_RowEnd_channel_U HwReg_K11_channel_U HwReg_K12_channel_U HwReg_K13_channel_U HwReg_K21_channel_U HwReg_K22_channel_U HwReg_K23_channel_U HwReg_K31_channel_U HwReg_K32_channel_U HwReg_K33_channel_U HwReg_ROffset_channel_U HwReg_GOffset_channel_U HwReg_BOffset_channel_U HwReg_ClampMin_channel_U HwReg_ClipMax_channel_U HwReg_K11_2_channel_U HwReg_K12_2_channel_U HwReg_K13_2_channel_U HwReg_K21_2_channel_U HwReg_K22_2_channel_U HwReg_K23_2_channel_U HwReg_K31_2_channel_U HwReg_K32_2_channel_U HwReg_K33_2_channel_U HwReg_ROffset_2_channel_U HwReg_GOffset_2_channel_U HwReg_BOffset_2_channel_U HwReg_ClampMin_2_channel_U HwReg_ClipMax_2_channel_U HwReg_width_c12_channel_U HwReg_height_c14_channel_U stream_in_U HwReg_width_c11_U HwReg_height_c13_U stream_csc_U HwReg_width_c_U HwReg_height_c_U CTRL_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_entry3_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:369</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>526</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>335</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.737 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.737 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.737 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>2.688</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.474 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.474 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.474 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>4.92</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_start>
                            <Name>loop_wait_for_start</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:533</SourceLocation>
                        </loop_wait_for_start>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>4.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.884 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66 ~ 3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.431 us ~ 25.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:545</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_width>
                            <Name>loop_width</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:545</SourceLocation>
                        </loop_width>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_223_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>2.688</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.474 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.474 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.474 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>4.92</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_eol>
                            <Name>loop_wait_for_eol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:590</SourceLocation>
                        </loop_wait_for_eol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>4.782</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4678</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8313846</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.516 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.010 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4678 ~ 8313846</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4672 ~ 8313840</Latency>
                        <AbsoluteTimeLatency>31.475 us ~ 56.010 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>73</min>
                                <max>3849</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>73 ~ 3849</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:516</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:541</SourceLocation>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_278_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:541" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc_core_Pipeline_VITIS_LOOP_136_2</Name>
            <Loops>
                <VITIS_LOOP_136_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>4.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.474 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.628 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_2>
                        <Name>VITIS_LOOP_136_2</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4095</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4099</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 27.615 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_136_2>
                            <Name>VITIS_LOOP_136_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136</SourceLocation>
                        </VITIS_LOOP_136_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>479</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1199</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U92" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U93" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U98" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln192_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_4_fu_690_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_694_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U98" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_3_fu_858_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_2_fu_714_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U94" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U95" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U99" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln194_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_4_fu_736_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_740_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U99" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_3_fu_862_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_2_fu_760_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U96" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U97" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U100" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln196_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_4_fu_782_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_786_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U100" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_3_fu_866_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_2_fu_806_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_2" OPTYPE="add" PRAGMA="" RTLNAME="x_3_fu_435_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="x_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc_core</Name>
            <Loops>
                <VITIS_LOOP_134_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>4.782</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>16801786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.737 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 16801786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_134_1>
                        <Name>VITIS_LOOP_134_1</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4095</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16801785</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.113 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>4103</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 4103</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348</Instance>
                        </InstanceList>
                    </VITIS_LOOP_134_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_134_1>
                            <Name>VITIS_LOOP_134_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134</SourceLocation>
                        </VITIS_LOOP_134_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1416</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_393_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_403_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_134_1" OPTYPE="add" PRAGMA="" RTLNAME="y_3_fu_438_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="y_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2</Name>
            <Loops>
                <VITIS_LOOP_664_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.458 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.897 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68 ~ 3844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_664_2>
                        <Name>VITIS_LOOP_664_2</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>66 ~ 3842</Latency>
                        <AbsoluteTimeLatency>0.445 us ~ 25.884 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_664_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_664_2>
                            <Name>VITIS_LOOP_664_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664</SourceLocation>
                        </VITIS_LOOP_664_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>185</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_664_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_222_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_662_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>3.511</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4483</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8307363</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.202 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4483 ~ 8307363</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_662_1>
                        <Name>VITIS_LOOP_662_1</Name>
                        <Slack>4.92</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4480 ~ 8307360</Latency>
                        <AbsoluteTimeLatency>30.182 us ~ 55.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>70</min>
                                <max>3846</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>70 ~ 3846</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_662_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_662_1>
                            <Name>VITIS_LOOP_662_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662</SourceLocation>
                        </VITIS_LOOP_662_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>342</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_162_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:623" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_662_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_176_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.74</TargetClockPeriod>
                    <ClockUncertainty>1.82</ClockUncertainty>
                    <EstimatedClockPeriod>4.782</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4679</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>16801790</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.522 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>4679</min>
                            <max>16801787</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4679 ~ 16801787</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6419</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7008</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_InVideoFormat_channel_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_InVideoFormat_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_OutVideoFormat_channel_U" SOURCE=":0" STORAGESIZE="8 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_OutVideoFormat_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColStart_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ColStart_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColEnd_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ColEnd_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowStart_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_RowStart_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowEnd_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_RowEnd_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K11_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K12_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K13_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K21_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K22_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K23_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K31_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K32_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K33_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ROffset_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_GOffset_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_BOffset_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_channel_U" SOURCE=":0" STORAGESIZE="12 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ClampMin_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_channel_U" SOURCE=":0" STORAGESIZE="12 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ClipMax_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K11_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K12_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K13_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K21_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K22_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K23_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K31_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K32_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_2_channel_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_K33_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_2_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ROffset_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_2_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_GOffset_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_2_channel_U" SOURCE=":0" STORAGESIZE="14 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_BOffset_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_2_channel_U" SOURCE=":0" STORAGESIZE="12 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ClampMin_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_2_channel_U" SOURCE=":0" STORAGESIZE="12 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_ClipMax_2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c12_channel_U" SOURCE=":0" STORAGESIZE="12 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_width_c12_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c14_channel_U" SOURCE=":0" STORAGESIZE="12 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_height_c14_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_U" SOURCE=":0" STORAGESIZE="36 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stream_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c11_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" STORAGESIZE="12 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_width_c11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c13_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" STORAGESIZE="12 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_height_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_csc_U" SOURCE=":0" STORAGESIZE="36 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stream_csc"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" STORAGESIZE="12 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" STORAGESIZE="12 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_height_c"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>stream_in_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_csc_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export library="ip" vendor="xilinx.com" version="1.1"/>
        <config_rtl module_prefix="bd_d92b_csc_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;36&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="InVideoFormat" index="1" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="InVideoFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OutVideoFormat" index="2" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="OutVideoFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="3" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="4" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ColStart" index="5" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ColStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ColEnd" index="6" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ColEnd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RowStart" index="7" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="RowStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RowEnd" index="8" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="RowEnd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11" index="9" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K11" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12" index="10" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K12" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13" index="11" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K13" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21" index="12" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K21" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22" index="13" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K22" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23" index="14" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K23" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31" index="15" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K31" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32" index="16" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K32" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33" index="17" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K33" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset" index="18" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ROffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset" index="19" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="GOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset" index="20" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="BOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClampMin" index="21" direction="in" srcType="ap_uint&lt;12&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClampMin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClipMax" index="22" direction="in" srcType="ap_uint&lt;12&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClipMax" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11_2" index="23" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K11_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12_2" index="24" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K12_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13_2" index="25" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K13_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21_2" index="26" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K21_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22_2" index="27" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K22_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23_2" index="28" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K23_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31_2" index="29" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K31_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32_2" index="30" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K32_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33_2" index="31" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K33_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset_2" index="32" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ROffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset_2" index="33" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="GOffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset_2" index="34" direction="in" srcType="ap_int&lt;14&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="BOffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClampMin_2" index="35" direction="in" srcType="ap_uint&lt;12&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClampMin_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClipMax_2" index="36" direction="in" srcType="ap_uint&lt;12&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClipMax_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="37" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;36&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="InVideoFormat" access="W" description="Data signal of InVideoFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="InVideoFormat" access="W" description="Bit 7 to 0 of InVideoFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="OutVideoFormat" access="W" description="Data signal of OutVideoFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="OutVideoFormat" access="W" description="Bit 7 to 0 of OutVideoFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="ColStart" access="W" description="Data signal of ColStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ColStart" access="W" description="Bit 15 to 0 of ColStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="ColEnd" access="W" description="Data signal of ColEnd" range="32">
                    <fields>
                        <field offset="0" width="16" name="ColEnd" access="W" description="Bit 15 to 0 of ColEnd"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="RowStart" access="W" description="Data signal of RowStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="RowStart" access="W" description="Bit 15 to 0 of RowStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="RowEnd" access="W" description="Data signal of RowEnd" range="32">
                    <fields>
                        <field offset="0" width="16" name="RowEnd" access="W" description="Bit 15 to 0 of RowEnd"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="K11" access="W" description="Data signal of K11" range="32">
                    <fields>
                        <field offset="0" width="16" name="K11" access="W" description="Bit 15 to 0 of K11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="K12" access="W" description="Data signal of K12" range="32">
                    <fields>
                        <field offset="0" width="16" name="K12" access="W" description="Bit 15 to 0 of K12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="K13" access="W" description="Data signal of K13" range="32">
                    <fields>
                        <field offset="0" width="16" name="K13" access="W" description="Bit 15 to 0 of K13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="K21" access="W" description="Data signal of K21" range="32">
                    <fields>
                        <field offset="0" width="16" name="K21" access="W" description="Bit 15 to 0 of K21"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="K22" access="W" description="Data signal of K22" range="32">
                    <fields>
                        <field offset="0" width="16" name="K22" access="W" description="Bit 15 to 0 of K22"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="K23" access="W" description="Data signal of K23" range="32">
                    <fields>
                        <field offset="0" width="16" name="K23" access="W" description="Bit 15 to 0 of K23"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="K31" access="W" description="Data signal of K31" range="32">
                    <fields>
                        <field offset="0" width="16" name="K31" access="W" description="Bit 15 to 0 of K31"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="K32" access="W" description="Data signal of K32" range="32">
                    <fields>
                        <field offset="0" width="16" name="K32" access="W" description="Bit 15 to 0 of K32"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="K33" access="W" description="Data signal of K33" range="32">
                    <fields>
                        <field offset="0" width="16" name="K33" access="W" description="Bit 15 to 0 of K33"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="ROffset" access="W" description="Data signal of ROffset" range="32">
                    <fields>
                        <field offset="0" width="14" name="ROffset" access="W" description="Bit 13 to 0 of ROffset"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="GOffset" access="W" description="Data signal of GOffset" range="32">
                    <fields>
                        <field offset="0" width="14" name="GOffset" access="W" description="Bit 13 to 0 of GOffset"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="BOffset" access="W" description="Data signal of BOffset" range="32">
                    <fields>
                        <field offset="0" width="14" name="BOffset" access="W" description="Bit 13 to 0 of BOffset"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="ClampMin" access="W" description="Data signal of ClampMin" range="32">
                    <fields>
                        <field offset="0" width="12" name="ClampMin" access="W" description="Bit 11 to 0 of ClampMin"/>
                        <field offset="12" width="20" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="ClipMax" access="W" description="Data signal of ClipMax" range="32">
                    <fields>
                        <field offset="0" width="12" name="ClipMax" access="W" description="Bit 11 to 0 of ClipMax"/>
                        <field offset="12" width="20" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="K11_2" access="W" description="Data signal of K11_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K11_2" access="W" description="Bit 15 to 0 of K11_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="K12_2" access="W" description="Data signal of K12_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K12_2" access="W" description="Bit 15 to 0 of K12_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="K13_2" access="W" description="Data signal of K13_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K13_2" access="W" description="Bit 15 to 0 of K13_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="K21_2" access="W" description="Data signal of K21_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K21_2" access="W" description="Bit 15 to 0 of K21_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="K22_2" access="W" description="Data signal of K22_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K22_2" access="W" description="Bit 15 to 0 of K22_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="K23_2" access="W" description="Data signal of K23_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K23_2" access="W" description="Bit 15 to 0 of K23_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="K31_2" access="W" description="Data signal of K31_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K31_2" access="W" description="Bit 15 to 0 of K31_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="K32_2" access="W" description="Data signal of K32_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K32_2" access="W" description="Bit 15 to 0 of K32_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x100" name="K33_2" access="W" description="Data signal of K33_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K33_2" access="W" description="Bit 15 to 0 of K33_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x108" name="ROffset_2" access="W" description="Data signal of ROffset_2" range="32">
                    <fields>
                        <field offset="0" width="14" name="ROffset_2" access="W" description="Bit 13 to 0 of ROffset_2"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="GOffset_2" access="W" description="Data signal of GOffset_2" range="32">
                    <fields>
                        <field offset="0" width="14" name="GOffset_2" access="W" description="Bit 13 to 0 of GOffset_2"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="BOffset_2" access="W" description="Data signal of BOffset_2" range="32">
                    <fields>
                        <field offset="0" width="14" name="BOffset_2" access="W" description="Bit 13 to 0 of BOffset_2"/>
                        <field offset="14" width="18" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="ClampMin_2" access="W" description="Data signal of ClampMin_2" range="32">
                    <fields>
                        <field offset="0" width="12" name="ClampMin_2" access="W" description="Bit 11 to 0 of ClampMin_2"/>
                        <field offset="12" width="20" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="ClipMax_2" access="W" description="Data signal of ClipMax_2" range="32">
                    <fields>
                        <field offset="0" width="12" name="ClipMax_2" access="W" description="Bit 11 to 0 of ClipMax_2"/>
                        <field offset="12" width="20" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="InVideoFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="OutVideoFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="ColStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="ColEnd"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="RowStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="RowEnd"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="K11"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="K12"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="K13"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="K21"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="K22"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="K23"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="K31"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="K32"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="K33"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="ROffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="GOffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="BOffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="ClampMin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="ClipMax"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="K11_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="K12_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="K13_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="K21_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="K22_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="K23_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="K31_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="K32_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="K33_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="ROffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="GOffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="BOffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="ClampMin_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="ClipMax_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="40" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" dataWidth="40" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 9, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">InVideoFormat, 0x10, 32, W, Data signal of InVideoFormat, </column>
                    <column name="s_axi_CTRL">OutVideoFormat, 0x18, 32, W, Data signal of OutVideoFormat, </column>
                    <column name="s_axi_CTRL">width, 0x20, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">height, 0x28, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">ColStart, 0x30, 32, W, Data signal of ColStart, </column>
                    <column name="s_axi_CTRL">ColEnd, 0x38, 32, W, Data signal of ColEnd, </column>
                    <column name="s_axi_CTRL">RowStart, 0x40, 32, W, Data signal of RowStart, </column>
                    <column name="s_axi_CTRL">RowEnd, 0x48, 32, W, Data signal of RowEnd, </column>
                    <column name="s_axi_CTRL">K11, 0x50, 32, W, Data signal of K11, </column>
                    <column name="s_axi_CTRL">K12, 0x58, 32, W, Data signal of K12, </column>
                    <column name="s_axi_CTRL">K13, 0x60, 32, W, Data signal of K13, </column>
                    <column name="s_axi_CTRL">K21, 0x68, 32, W, Data signal of K21, </column>
                    <column name="s_axi_CTRL">K22, 0x70, 32, W, Data signal of K22, </column>
                    <column name="s_axi_CTRL">K23, 0x78, 32, W, Data signal of K23, </column>
                    <column name="s_axi_CTRL">K31, 0x80, 32, W, Data signal of K31, </column>
                    <column name="s_axi_CTRL">K32, 0x88, 32, W, Data signal of K32, </column>
                    <column name="s_axi_CTRL">K33, 0x90, 32, W, Data signal of K33, </column>
                    <column name="s_axi_CTRL">ROffset, 0x98, 32, W, Data signal of ROffset, </column>
                    <column name="s_axi_CTRL">GOffset, 0xa0, 32, W, Data signal of GOffset, </column>
                    <column name="s_axi_CTRL">BOffset, 0xa8, 32, W, Data signal of BOffset, </column>
                    <column name="s_axi_CTRL">ClampMin, 0xb0, 32, W, Data signal of ClampMin, </column>
                    <column name="s_axi_CTRL">ClipMax, 0xb8, 32, W, Data signal of ClipMax, </column>
                    <column name="s_axi_CTRL">K11_2, 0xc0, 32, W, Data signal of K11_2, </column>
                    <column name="s_axi_CTRL">K12_2, 0xc8, 32, W, Data signal of K12_2, </column>
                    <column name="s_axi_CTRL">K13_2, 0xd0, 32, W, Data signal of K13_2, </column>
                    <column name="s_axi_CTRL">K21_2, 0xd8, 32, W, Data signal of K21_2, </column>
                    <column name="s_axi_CTRL">K22_2, 0xe0, 32, W, Data signal of K22_2, </column>
                    <column name="s_axi_CTRL">K23_2, 0xe8, 32, W, Data signal of K23_2, </column>
                    <column name="s_axi_CTRL">K31_2, 0xf0, 32, W, Data signal of K31_2, </column>
                    <column name="s_axi_CTRL">K32_2, 0xf8, 32, W, Data signal of K32_2, </column>
                    <column name="s_axi_CTRL">K33_2, 0x100, 32, W, Data signal of K33_2, </column>
                    <column name="s_axi_CTRL">ROffset_2, 0x108, 32, W, Data signal of ROffset_2, </column>
                    <column name="s_axi_CTRL">GOffset_2, 0x110, 32, W, Data signal of GOffset_2, </column>
                    <column name="s_axi_CTRL">BOffset_2, 0x118, 32, W, Data signal of BOffset_2, </column>
                    <column name="s_axi_CTRL">ClampMin_2, 0x120, 32, W, Data signal of ClampMin_2, </column>
                    <column name="s_axi_CTRL">ClipMax_2, 0x128, 32, W, Data signal of ClipMax_2, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">out, both, 40, 1, 1, 5, 1, 1, 5, 1, 1</column>
                    <column name="s_axis_video">in, both, 40, 1, 1, 5, 1, 1, 5, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;36&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="InVideoFormat">in, unsigned char&amp;</column>
                    <column name="OutVideoFormat">in, unsigned char&amp;</column>
                    <column name="width">in, unsigned short&amp;</column>
                    <column name="height">in, unsigned short&amp;</column>
                    <column name="ColStart">in, unsigned short&amp;</column>
                    <column name="ColEnd">in, unsigned short&amp;</column>
                    <column name="RowStart">in, unsigned short&amp;</column>
                    <column name="RowEnd">in, unsigned short&amp;</column>
                    <column name="K11">in, short&amp;</column>
                    <column name="K12">in, short&amp;</column>
                    <column name="K13">in, short&amp;</column>
                    <column name="K21">in, short&amp;</column>
                    <column name="K22">in, short&amp;</column>
                    <column name="K23">in, short&amp;</column>
                    <column name="K31">in, short&amp;</column>
                    <column name="K32">in, short&amp;</column>
                    <column name="K33">in, short&amp;</column>
                    <column name="ROffset">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="GOffset">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="BOffset">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="ClampMin">in, ap_uint&lt;12&gt;&amp;</column>
                    <column name="ClipMax">in, ap_uint&lt;12&gt;&amp;</column>
                    <column name="K11_2">in, short&amp;</column>
                    <column name="K12_2">in, short&amp;</column>
                    <column name="K13_2">in, short&amp;</column>
                    <column name="K21_2">in, short&amp;</column>
                    <column name="K22_2">in, short&amp;</column>
                    <column name="K23_2">in, short&amp;</column>
                    <column name="K31_2">in, short&amp;</column>
                    <column name="K32_2">in, short&amp;</column>
                    <column name="K33_2">in, short&amp;</column>
                    <column name="ROffset_2">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="GOffset_2">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="BOffset_2">in, ap_int&lt;14&gt;&amp;</column>
                    <column name="ClampMin_2">in, ap_uint&lt;12&gt;&amp;</column>
                    <column name="ClipMax_2">in, ap_uint&lt;12&gt;&amp;</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;36&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, </column>
                    <column name="InVideoFormat">s_axi_CTRL, register, name=InVideoFormat offset=0x10 range=32</column>
                    <column name="OutVideoFormat">s_axi_CTRL, register, name=OutVideoFormat offset=0x18 range=32</column>
                    <column name="width">s_axi_CTRL, register, name=width offset=0x20 range=32</column>
                    <column name="height">s_axi_CTRL, register, name=height offset=0x28 range=32</column>
                    <column name="ColStart">s_axi_CTRL, register, name=ColStart offset=0x30 range=32</column>
                    <column name="ColEnd">s_axi_CTRL, register, name=ColEnd offset=0x38 range=32</column>
                    <column name="RowStart">s_axi_CTRL, register, name=RowStart offset=0x40 range=32</column>
                    <column name="RowEnd">s_axi_CTRL, register, name=RowEnd offset=0x48 range=32</column>
                    <column name="K11">s_axi_CTRL, register, name=K11 offset=0x50 range=32</column>
                    <column name="K12">s_axi_CTRL, register, name=K12 offset=0x58 range=32</column>
                    <column name="K13">s_axi_CTRL, register, name=K13 offset=0x60 range=32</column>
                    <column name="K21">s_axi_CTRL, register, name=K21 offset=0x68 range=32</column>
                    <column name="K22">s_axi_CTRL, register, name=K22 offset=0x70 range=32</column>
                    <column name="K23">s_axi_CTRL, register, name=K23 offset=0x78 range=32</column>
                    <column name="K31">s_axi_CTRL, register, name=K31 offset=0x80 range=32</column>
                    <column name="K32">s_axi_CTRL, register, name=K32 offset=0x88 range=32</column>
                    <column name="K33">s_axi_CTRL, register, name=K33 offset=0x90 range=32</column>
                    <column name="ROffset">s_axi_CTRL, register, name=ROffset offset=0x98 range=32</column>
                    <column name="GOffset">s_axi_CTRL, register, name=GOffset offset=0xa0 range=32</column>
                    <column name="BOffset">s_axi_CTRL, register, name=BOffset offset=0xa8 range=32</column>
                    <column name="ClampMin">s_axi_CTRL, register, name=ClampMin offset=0xb0 range=32</column>
                    <column name="ClipMax">s_axi_CTRL, register, name=ClipMax offset=0xb8 range=32</column>
                    <column name="K11_2">s_axi_CTRL, register, name=K11_2 offset=0xc0 range=32</column>
                    <column name="K12_2">s_axi_CTRL, register, name=K12_2 offset=0xc8 range=32</column>
                    <column name="K13_2">s_axi_CTRL, register, name=K13_2 offset=0xd0 range=32</column>
                    <column name="K21_2">s_axi_CTRL, register, name=K21_2 offset=0xd8 range=32</column>
                    <column name="K22_2">s_axi_CTRL, register, name=K22_2 offset=0xe0 range=32</column>
                    <column name="K23_2">s_axi_CTRL, register, name=K23_2 offset=0xe8 range=32</column>
                    <column name="K31_2">s_axi_CTRL, register, name=K31_2 offset=0xf0 range=32</column>
                    <column name="K32_2">s_axi_CTRL, register, name=K32_2 offset=0xf8 range=32</column>
                    <column name="K33_2">s_axi_CTRL, register, name=K33_2 offset=0x100 range=32</column>
                    <column name="ROffset_2">s_axi_CTRL, register, name=ROffset_2 offset=0x108 range=32</column>
                    <column name="GOffset_2">s_axi_CTRL, register, name=GOffset_2 offset=0x110 range=32</column>
                    <column name="BOffset_2">s_axi_CTRL, register, name=BOffset_2 offset=0x118 range=32</column>
                    <column name="ClampMin_2">s_axi_CTRL, register, name=ClampMin_2 offset=0x120 range=32</column>
                    <column name="ClipMax_2">s_axi_CTRL, register, name=ClipMax_2 offset=0x128 range=32</column>
                    <column name="m_axis_video">m_axis_video, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:61" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:68" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:84" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:90" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:97" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:105" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:113" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:133" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:147" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:161" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:173" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:179" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:191" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:200" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:209" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:218" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:232" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:243" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:254" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:265" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:278" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:290" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:306" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:336" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:345" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:372" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:373" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:404" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:405" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:444" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:445" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:476" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:477" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:508" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:509" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:540" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:547" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:548" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:572" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:581" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:582" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:604" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:605" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:612" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:617" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:618" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:721" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:741" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:945" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:957" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1028" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1104" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1105" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1124" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1140" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1158" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1235" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1250" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1251" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1278" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1294" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1295" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1330" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1345" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1346" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1395" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1411" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1412" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1507" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1508" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1548" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1549" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1575" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1576" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1606" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1607" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1639" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1640" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1675" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1676" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1708" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1709" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1741" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1742" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1777" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1778" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:197" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:198" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:202" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:203" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:208" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:209" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:214" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:215" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:220" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:221" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:231" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:233" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:252" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:254" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:264" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:275" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:286" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:294" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:297" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:309" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:317" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:320" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:332" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:340" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:343" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:355" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:363" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:373" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:382" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:393" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:402" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:413" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:422" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:433" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:443" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:455" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:465" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:477" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:485" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:495" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:504" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:515" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:525" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:537" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:547" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:559" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:566" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:575" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:582" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:611" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:612" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:618" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:620" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:629" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:636" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:654" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:660" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:666" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:672" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:688" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:695" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:697" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:706" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:712" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:713" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:719" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:729" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:735" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:741" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:744" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:756" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:762" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:767" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:65" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:107" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:115" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:116" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:117" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:118" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:176" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:177" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:179" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:209" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:251" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:252" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:262" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:263" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:340" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:368" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:369" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:379" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:380" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:462" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:490" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:491" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:73" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:84" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:99" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:188" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:205" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:206" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:241" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:298" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:299" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:300" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:303" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:412" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:476" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:517" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:104" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:131" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:134" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:135" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:136" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:137" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:200" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:203" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:204" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:205" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:206" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:230" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:231" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:286" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:327" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:80" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:96" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:97" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:98" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:114" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:159" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:170" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:194" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:120" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:121" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:127" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:128" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:133" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:151" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:152" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:194" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:195" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:196" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:197" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:198" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:214" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:215" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:216" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:336" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:131" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:177" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:204" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:206" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:208" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:166" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:192" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:294" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:330" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:387" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:410" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:427" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:428" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:429" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:430" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:431" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:461" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:462" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:463" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:541" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:603" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:612" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:613" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:614" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:615" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:642" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:643" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:730" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:731" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:732" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:733" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:776" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:777" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:778" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:864" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:865" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:866" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:867" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:868" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:869" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:925" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:926" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:927" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:993" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:994" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1016" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1048" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1049" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1050" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1051" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1052" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1053" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1074" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1075" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1144" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1171" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1173" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1177" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1188" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1210" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1255" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1282" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1507" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1523" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1532" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1569" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1580" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1721" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1786" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1797" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1836" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1919" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1930" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1985" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1986" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2012" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2013" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2052" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2053" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2089" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2120" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2160" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2161" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2162" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2163" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2164" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2165" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2187" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2188" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2189" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2331" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2332" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2333" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2515" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2516" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2544" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2545" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2653" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2801" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2802" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2817" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2818" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2819" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2997" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2998" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2999" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3000" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3001" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3018" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3019" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3020" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:80" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:81" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:88" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:89" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:111" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:112" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:141" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:142" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:190" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:191" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:197" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:256" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:257" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:262" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:66" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:67" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:138" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:140" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:166" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:176" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:178" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:204" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:214" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:242" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:252" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:254" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:279" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:311" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:321" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:346" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:377" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:408" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:418" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:443" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:474" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:505" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:514" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:546" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:556" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:566" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:576" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:586" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:596" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:606" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:616" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:638" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:639" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:640" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:641" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:692" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:703" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:732" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:743" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:771" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:803" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:835" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:839" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:848" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:857" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:867" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:877" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:887" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:897" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:926" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:927" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:928" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:980" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:991" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1020" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1031" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1059" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1091" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1123" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1127" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1136" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1145" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1155" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1165" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1175" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1185" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:170" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:172" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:184" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:185" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:235" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:248" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:271" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:288" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:313" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:314" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:342" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:343" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:354" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:355" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:393" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:395" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:398" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:400" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:417" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:418" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:422" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:425" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:581" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:243" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:246" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:247" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:288" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:303" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:306" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:307" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:701" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:132" status="valid" parentFunction="v_csc_core" variable="srcPix" isDirective="0" options="variable=srcPix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:138" status="valid" parentFunction="v_csc_core" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:139" status="valid" parentFunction="v_csc_core" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:238" status="valid" parentFunction="v_csc" variable="s_axis_video" isDirective="0" options="axis port=s_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:239" status="valid" parentFunction="v_csc" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:241" status="valid" parentFunction="v_csc" variable="InVideoFormat" isDirective="0" options="s_axilite port=InVideoFormat bundle=CTRL offset=0x010"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:242" status="valid" parentFunction="v_csc" variable="OutVideoFormat" isDirective="0" options="s_axilite port=OutVideoFormat bundle=CTRL offset=0x018"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:243" status="valid" parentFunction="v_csc" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x020"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:244" status="valid" parentFunction="v_csc" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x028"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:246" status="valid" parentFunction="v_csc" variable="ColStart" isDirective="0" options="s_axilite port=ColStart bundle=CTRL offset=0x030"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:247" status="valid" parentFunction="v_csc" variable="ColEnd" isDirective="0" options="s_axilite port=ColEnd bundle=CTRL offset=0x038"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:248" status="valid" parentFunction="v_csc" variable="RowStart" isDirective="0" options="s_axilite port=RowStart bundle=CTRL offset=0x040"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:249" status="valid" parentFunction="v_csc" variable="RowEnd" isDirective="0" options="s_axilite port=RowEnd bundle=CTRL offset=0x048"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:251" status="valid" parentFunction="v_csc" variable="K11" isDirective="0" options="s_axilite port=K11 bundle=CTRL offset=0x050"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:252" status="valid" parentFunction="v_csc" variable="K12" isDirective="0" options="s_axilite port=K12 bundle=CTRL offset=0x058"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:253" status="valid" parentFunction="v_csc" variable="K13" isDirective="0" options="s_axilite port=K13 bundle=CTRL offset=0x060"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:254" status="valid" parentFunction="v_csc" variable="K21" isDirective="0" options="s_axilite port=K21 bundle=CTRL offset=0x068"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:255" status="valid" parentFunction="v_csc" variable="K22" isDirective="0" options="s_axilite port=K22 bundle=CTRL offset=0x070"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:256" status="valid" parentFunction="v_csc" variable="K23" isDirective="0" options="s_axilite port=K23 bundle=CTRL offset=0x078"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:257" status="valid" parentFunction="v_csc" variable="K31" isDirective="0" options="s_axilite port=K31 bundle=CTRL offset=0x080"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:258" status="valid" parentFunction="v_csc" variable="K32" isDirective="0" options="s_axilite port=K32 bundle=CTRL offset=0x088"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:259" status="valid" parentFunction="v_csc" variable="K33" isDirective="0" options="s_axilite port=K33 bundle=CTRL offset=0x090"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:260" status="valid" parentFunction="v_csc" variable="ROffset" isDirective="0" options="s_axilite port=ROffset bundle=CTRL offset=0x098"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:261" status="valid" parentFunction="v_csc" variable="GOffset" isDirective="0" options="s_axilite port=GOffset bundle=CTRL offset=0x0a0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:262" status="valid" parentFunction="v_csc" variable="BOffset" isDirective="0" options="s_axilite port=BOffset bundle=CTRL offset=0x0a8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:263" status="valid" parentFunction="v_csc" variable="ClampMin" isDirective="0" options="s_axilite port=ClampMin bundle=CTRL offset=0x0b0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:264" status="valid" parentFunction="v_csc" variable="ClipMax" isDirective="0" options="s_axilite port=ClipMax bundle=CTRL offset=0x0b8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:266" status="valid" parentFunction="v_csc" variable="K11_2" isDirective="0" options="s_axilite port=K11_2 bundle=CTRL offset=0x0c0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:267" status="valid" parentFunction="v_csc" variable="K12_2" isDirective="0" options="s_axilite port=K12_2 bundle=CTRL offset=0x0c8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:268" status="valid" parentFunction="v_csc" variable="K13_2" isDirective="0" options="s_axilite port=K13_2 bundle=CTRL offset=0x0d0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:269" status="valid" parentFunction="v_csc" variable="K21_2" isDirective="0" options="s_axilite port=K21_2 bundle=CTRL offset=0x0d8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:270" status="valid" parentFunction="v_csc" variable="K22_2" isDirective="0" options="s_axilite port=K22_2 bundle=CTRL offset=0x0e0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:271" status="valid" parentFunction="v_csc" variable="K23_2" isDirective="0" options="s_axilite port=K23_2 bundle=CTRL offset=0x0e8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:272" status="valid" parentFunction="v_csc" variable="K31_2" isDirective="0" options="s_axilite port=K31_2 bundle=CTRL offset=0x0f0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:273" status="valid" parentFunction="v_csc" variable="K32_2" isDirective="0" options="s_axilite port=K32_2 bundle=CTRL offset=0x0f8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:274" status="valid" parentFunction="v_csc" variable="K33_2" isDirective="0" options="s_axilite port=K33_2 bundle=CTRL offset=0x100"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:275" status="valid" parentFunction="v_csc" variable="ROffset_2" isDirective="0" options="s_axilite port=ROffset_2 bundle=CTRL offset=0x108"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:276" status="valid" parentFunction="v_csc" variable="GOffset_2" isDirective="0" options="s_axilite port=GOffset_2 bundle=CTRL offset=0x110"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:277" status="valid" parentFunction="v_csc" variable="BOffset_2" isDirective="0" options="s_axilite port=BOffset_2 bundle=CTRL offset=0x118"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:278" status="valid" parentFunction="v_csc" variable="ClampMin_2" isDirective="0" options="s_axilite port=ClampMin_2 bundle=CTRL offset=0x120"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:279" status="valid" parentFunction="v_csc" variable="ClipMax_2" isDirective="0" options="s_axilite port=ClipMax_2 bundle=CTRL offset=0x128"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:281" status="valid" parentFunction="v_csc" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:286" status="valid" parentFunction="v_csc" variable="InVideoFormat" isDirective="0" options="variable=InVideoFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:288" status="valid" parentFunction="v_csc" variable="OutVideoFormat" isDirective="0" options="variable=OutVideoFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:290" status="valid" parentFunction="v_csc" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:292" status="valid" parentFunction="v_csc" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:295" status="valid" parentFunction="v_csc" variable="ColStart" isDirective="0" options="variable=ColStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:297" status="valid" parentFunction="v_csc" variable="ColEnd" isDirective="0" options="variable=ColEnd"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:299" status="valid" parentFunction="v_csc" variable="RowStart" isDirective="0" options="variable=RowStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:301" status="valid" parentFunction="v_csc" variable="RowEnd" isDirective="0" options="variable=RowEnd"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:304" status="valid" parentFunction="v_csc" variable="K11" isDirective="0" options="variable=K11"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:306" status="valid" parentFunction="v_csc" variable="K12" isDirective="0" options="variable=K12"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:308" status="valid" parentFunction="v_csc" variable="K13" isDirective="0" options="variable=K13"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:310" status="valid" parentFunction="v_csc" variable="K21" isDirective="0" options="variable=K21"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:312" status="valid" parentFunction="v_csc" variable="K22" isDirective="0" options="variable=K22"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:314" status="valid" parentFunction="v_csc" variable="K23" isDirective="0" options="variable=K23"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:316" status="valid" parentFunction="v_csc" variable="K31" isDirective="0" options="variable=K31"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:318" status="valid" parentFunction="v_csc" variable="K32" isDirective="0" options="variable=K32"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:320" status="valid" parentFunction="v_csc" variable="K33" isDirective="0" options="variable=K33"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:322" status="valid" parentFunction="v_csc" variable="ROffset" isDirective="0" options="variable=ROffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:324" status="valid" parentFunction="v_csc" variable="GOffset" isDirective="0" options="variable=GOffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:326" status="valid" parentFunction="v_csc" variable="BOffset" isDirective="0" options="variable=BOffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:328" status="valid" parentFunction="v_csc" variable="ClampMin" isDirective="0" options="variable=ClampMin"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:330" status="valid" parentFunction="v_csc" variable="ClipMax" isDirective="0" options="variable=ClipMax"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:333" status="valid" parentFunction="v_csc" variable="K11_2" isDirective="0" options="variable=K11_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:335" status="valid" parentFunction="v_csc" variable="K12_2" isDirective="0" options="variable=K12_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:337" status="valid" parentFunction="v_csc" variable="K13_2" isDirective="0" options="variable=K13_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:339" status="valid" parentFunction="v_csc" variable="K21_2" isDirective="0" options="variable=K21_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:341" status="valid" parentFunction="v_csc" variable="K22_2" isDirective="0" options="variable=K22_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:343" status="valid" parentFunction="v_csc" variable="K23_2" isDirective="0" options="variable=K23_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:345" status="valid" parentFunction="v_csc" variable="K31_2" isDirective="0" options="variable=K31_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:347" status="valid" parentFunction="v_csc" variable="K32_2" isDirective="0" options="variable=K32_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:349" status="valid" parentFunction="v_csc" variable="K33_2" isDirective="0" options="variable=K33_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:351" status="valid" parentFunction="v_csc" variable="ROffset_2" isDirective="0" options="variable=ROffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:353" status="valid" parentFunction="v_csc" variable="GOffset_2" isDirective="0" options="variable=GOffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:355" status="valid" parentFunction="v_csc" variable="BOffset_2" isDirective="0" options="variable=BOffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:357" status="valid" parentFunction="v_csc" variable="ClampMin_2" isDirective="0" options="variable=ClampMin_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:359" status="valid" parentFunction="v_csc" variable="ClipMax_2" isDirective="0" options="variable=ClipMax_2"/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_csc.cpp:438" status="warning" parentFunction="v_csc" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 28 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:439" status="valid" parentFunction="v_csc" variable="stream_in" isDirective="0" options="variable=stream_in depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:440" status="valid" parentFunction="v_csc" variable="stream_in_vresampled" isDirective="0" options="variable=stream_in_vresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:441" status="valid" parentFunction="v_csc" variable="stream_out_vresampled" isDirective="0" options="variable=stream_out_vresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:442" status="valid" parentFunction="v_csc" variable="stream_in_hresampled" isDirective="0" options="variable=stream_in_hresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:443" status="valid" parentFunction="v_csc" variable="stream_out_hresampled" isDirective="0" options="variable=stream_out_hresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:444" status="valid" parentFunction="v_csc" variable="stream_csc" isDirective="0" options="variable=stream_csc depth=16"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:535" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_csc.cpp:536" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:547" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:548" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:570" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:592" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_csc.cpp:593" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:666" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:667" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

