module four_bit (
    input [3:0] x,
    input [3:0] y,
    input c_in,
    output [3:0] sum,
    output c_out
);

    wire [3:0] c;
    
    full_adder fa0(x[0], y[0], c_in, sum[0], c[0]);
    full_adder fa1(x[1], y[1], c[0], sum[1], c[1]);
    full_adder fa2(x[2], y[2], c[1], sum[2], c[2]);
    full_adder fa3(x[3], y[3], c[2], sum[3], c_out);

endmodule
