$date
	Sat Aug 28 15:26:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sillyfunction $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
1!
$end
#2001
0$
0!
1"
#4001
0"
#6001
1!
1"
#8001
0!
#10001
1$
0"
0#
#12001
0$
1!
1"
1#
#14001
0!
0#
#16001
1$
1!
0"
#18002
