m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
Xverbosity_pkg
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1605142828
!i10b 1
!s100 1LKXk98oFzia^4f:_THR]1
IdS]b1`YAgA=Hda:UPc2T30
VdS]b1`YAgA=Hda:UPc2T30
S1
R0
w1605142669
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv
L0 61
OV;L;10.5b;63
r1
!s85 0
31
!s108 1605142828.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv|
!s90 -reportprogress|300|-sv|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv|-work|altera_common_sv_packages|
!i113 1
o-sv -work altera_common_sv_packages
tCvgOpt 0
