$date
	Sun Oct 23 05:13:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#351601
b10100 !
1"
#351602
b10100 &
b10100 %
1$
#351603
0"
#351606
b1010 &
b1010 %
#351610
b101 &
b101 %
#351614
b10000 &
b10000 %
#351618
b1000 &
b1000 %
#351622
b100 &
b100 %
#351626
b10 &
b10 %
#351630
b1 &
1#
b1 %
#351634
b0 &
b0 %
0#
0$
#1318849
b10101 !
1"
#1318850
b10101 &
b10101 %
1$
#1318851
0"
#1318854
b1000000 &
b1000000 %
#1318858
b100000 &
b100000 %
#1318862
b10000 &
b10000 %
#1318866
b1000 &
b1000 %
#1318870
b100 &
b100 %
#1318874
b10 &
b10 %
#1318878
b1 &
1#
b1 %
#1318882
b0 &
b0 %
0#
0$
#2301544
b111 !
1"
#2301546
b111 &
b111 %
1$
#2301547
0"
#2301550
b10110 &
b10110 %
#2301554
b1011 &
b1011 %
#2301558
b100010 &
b100010 %
#2301562
b10001 &
b10001 %
#2301566
b110100 &
b110100 %
#2301570
b11010 &
b11010 %
#2301574
b1101 &
b1101 %
#2301578
b101000 &
b101000 %
#2301582
b10100 &
b10100 %
#2301586
b1010 &
b1010 %
#2301590
b101 &
b101 %
#2301594
b10000 &
b10000 %
#2301598
b1000 &
b1000 %
#2301602
b100 &
b100 %
#2301606
b10 &
b10 %
#2301610
b1 &
b1 %
1#
#2301614
b0 &
0#
b0 %
0$
#4500012
