
BLUESOLARTEST_ITCAN2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f28  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004034  08004034  00005034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800408c  0800408c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800408c  0800408c  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800408c  0800408c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800408c  0800408c  0000508c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004090  08004090  00005090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004094  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  080040fc  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  080040fc  00006294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e02e  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d8  00000000  00000000  000140bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00016198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b05  00000000  00000000  00016fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d9d  00000000  00000000  00017ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f0ed  00000000  00000000  00030862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ecb2  00000000  00000000  0003f94f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce601  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041a8  00000000  00000000  000ce644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d27ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800401c 	.word	0x0800401c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800401c 	.word	0x0800401c

0800014c <main>:
}
static inline bool rb_full(void) {
	return rb_next(RX_HEAD) == RX_TAIL;
}

int main(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_Init();
 8000150:	f000 fc50 	bl	80009f4 <HAL_Init>
	SystemClock_Config();
 8000154:	f000 f834 	bl	80001c0 <SystemClock_Config>
	MX_GPIO_INIT();
 8000158:	f000 f9a8 	bl	80004ac <MX_GPIO_INIT>
	UART_INIT();
 800015c:	f000 f95e 	bl	800041c <UART_INIT>
	CAN_INIT();
 8000160:	f000 f9d2 	bl	8000508 <CAN_INIT>
	CAN_FILTER_CONFIG();
 8000164:	f000 f8a8 	bl	80002b8 <CAN_FILTER_CONFIG>
	CANTIM2_INIT();
 8000168:	f000 f92a 	bl	80003c0 <CANTIM2_INIT>

	if (HAL_CAN_ActivateNotification(&hcan,
 800016c:	f240 4103 	movw	r1, #1027	@ 0x403
 8000170:	480e      	ldr	r0, [pc, #56]	@ (80001ac <main+0x60>)
 8000172:	f001 f8bd 	bl	80012f0 <HAL_CAN_ActivateNotification>
 8000176:	4603      	mov	r3, r0
 8000178:	2b00      	cmp	r3, #0
 800017a:	d001      	beq.n	8000180 <main+0x34>
	CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_BUSOFF)
			!= HAL_OK) {
		Error_Handler();
 800017c:	f000 f81c 	bl	80001b8 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000180:	480a      	ldr	r0, [pc, #40]	@ (80001ac <main+0x60>)
 8000182:	f000 fe81 	bl	8000e88 <HAL_CAN_Start>
 8000186:	4603      	mov	r3, r0
 8000188:	2b00      	cmp	r3, #0
 800018a:	d001      	beq.n	8000190 <main+0x44>
		Error_Handler();
 800018c:	f000 f814 	bl	80001b8 <Error_Handler>
	}
	HAL_TIM_Base_Start_IT(&htim2);
 8000190:	4807      	ldr	r0, [pc, #28]	@ (80001b0 <main+0x64>)
 8000192:	f002 faa1 	bl	80026d8 <HAL_TIM_Base_Start_IT>

	while (1) {

		if (flag == 1) {
 8000196:	4b07      	ldr	r3, [pc, #28]	@ (80001b4 <main+0x68>)
 8000198:	781b      	ldrb	r3, [r3, #0]
 800019a:	b2db      	uxtb	r3, r3
 800019c:	2b00      	cmp	r3, #0
 800019e:	d0fa      	beq.n	8000196 <main+0x4a>
			CAN_TX();
 80001a0:	f000 f850 	bl	8000244 <CAN_TX>
			flag = 0;
 80001a4:	4b03      	ldr	r3, [pc, #12]	@ (80001b4 <main+0x68>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	701a      	strb	r2, [r3, #0]
		if (flag == 1) {
 80001aa:	e7f4      	b.n	8000196 <main+0x4a>
 80001ac:	20000084 	.word	0x20000084
 80001b0:	200000f4 	.word	0x200000f4
 80001b4:	2000013c 	.word	0x2000013c

080001b8 <Error_Handler>:
		}
	}

}

void Error_Handler(void) {
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	while (1) {
 80001bc:	bf00      	nop
 80001be:	e7fd      	b.n	80001bc <Error_Handler+0x4>

080001c0 <SystemClock_Config>:

	}
}

void SystemClock_Config() {
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b090      	sub	sp, #64	@ 0x40
 80001c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef osc_init = { 0 };
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	2228      	movs	r2, #40	@ 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f003 fc76 	bl	8003ac0 <memset>
	RCC_ClkInitTypeDef clk_init = { 0 };
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]
	osc_init.HSEState = RCC_HSE_OFF;
 80001e2:	2300      	movs	r3, #0
 80001e4:	61fb      	str	r3, [r7, #28]
	osc_init.HSIState = RCC_HSI_ON;
 80001e6:	2301      	movs	r3, #1
 80001e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc_init.HSICalibrationValue = 16;
 80001ea:	2310      	movs	r3, #16
 80001ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80001ee:	2302      	movs	r3, #2
 80001f0:	637b      	str	r3, [r7, #52]	@ 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001f2:	2300      	movs	r3, #0
 80001f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc_init.PLL.PLLMUL = RCC_PLL_MUL10;
 80001f6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80001fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 80001fc:	f107 0318 	add.w	r3, r7, #24
 8000200:	4618      	mov	r0, r3
 8000202:	f001 fe09 	bl	8001e18 <HAL_RCC_OscConfig>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <SystemClock_Config+0x50>
		Error_Handler();
 800020c:	f7ff ffd4 	bl	80001b8 <Error_Handler>
	}

	clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 8000210:	230f      	movs	r3, #15
 8000212:	607b      	str	r3, [r7, #4]
	RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000214:	2302      	movs	r3, #2
 8000216:	60bb      	str	r3, [r7, #8]
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800021c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000220:	613b      	str	r3, [r7, #16]
	clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	617b      	str	r3, [r7, #20]
	if (HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_1) != HAL_OK) {
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	2102      	movs	r1, #2
 800022a:	4618      	mov	r0, r3
 800022c:	f002 f876 	bl	800231c <HAL_RCC_ClockConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x7a>
		Error_Handler();
 8000236:	f7ff ffbf 	bl	80001b8 <Error_Handler>
	}
}
 800023a:	bf00      	nop
 800023c:	3740      	adds	r7, #64	@ 0x40
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
	...

08000244 <CAN_TX>:

void CAN_TX() {
 8000244:	b580      	push	{r7, lr}
 8000246:	b08a      	sub	sp, #40	@ 0x28
 8000248:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txheader;
	uint32_t txmailbox;
	uint8_t test[6] = "test\r\n";
 800024a:	4a17      	ldr	r2, [pc, #92]	@ (80002a8 <CAN_TX+0x64>)
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000252:	6018      	str	r0, [r3, #0]
 8000254:	3304      	adds	r3, #4
 8000256:	8019      	strh	r1, [r3, #0]

	txheader.DLC = 6;
 8000258:	2306      	movs	r3, #6
 800025a:	623b      	str	r3, [r7, #32]
	txheader.StdId = 0x01;
 800025c:	2301      	movs	r3, #1
 800025e:	613b      	str	r3, [r7, #16]
	txheader.IDE = CAN_ID_STD;
 8000260:	2300      	movs	r3, #0
 8000262:	61bb      	str	r3, [r7, #24]
	txheader.RTR = CAN_RTR_DATA;
 8000264:	2300      	movs	r3, #0
 8000266:	61fb      	str	r3, [r7, #28]

	if (HAL_CAN_AddTxMessage(&hcan, &txheader, test, &txmailbox) != HAL_OK) {
 8000268:	f107 030c 	add.w	r3, r7, #12
 800026c:	1d3a      	adds	r2, r7, #4
 800026e:	f107 0110 	add.w	r1, r7, #16
 8000272:	480e      	ldr	r0, [pc, #56]	@ (80002ac <CAN_TX+0x68>)
 8000274:	f000 fe4c 	bl	8000f10 <HAL_CAN_AddTxMessage>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d00f      	beq.n	800029e <CAN_TX+0x5a>
		Error_Handler();
 800027e:	f7ff ff9b 	bl	80001b8 <Error_Handler>
		while (1) {
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000282:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000286:	480a      	ldr	r0, [pc, #40]	@ (80002b0 <CAN_TX+0x6c>)
 8000288:	f001 fdac 	bl	8001de4 <HAL_GPIO_TogglePin>
			HAL_Delay(800);
 800028c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000290:	f000 fc12 	bl	8000ab8 <HAL_Delay>
			printf("1\n");
 8000294:	4807      	ldr	r0, [pc, #28]	@ (80002b4 <CAN_TX+0x70>)
 8000296:	f003 fb33 	bl	8003900 <puts>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800029a:	bf00      	nop
 800029c:	e7f1      	b.n	8000282 <CAN_TX+0x3e>
		}
	}

}
 800029e:	bf00      	nop
 80002a0:	3728      	adds	r7, #40	@ 0x28
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	08004038 	.word	0x08004038
 80002ac:	20000084 	.word	0x20000084
 80002b0:	40011000 	.word	0x40011000
 80002b4:	08004034 	.word	0x08004034

080002b8 <CAN_FILTER_CONFIG>:

void CAN_FILTER_CONFIG() {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b08a      	sub	sp, #40	@ 0x28
 80002bc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canfilter = { 0 };
 80002be:	463b      	mov	r3, r7
 80002c0:	2228      	movs	r2, #40	@ 0x28
 80002c2:	2100      	movs	r1, #0
 80002c4:	4618      	mov	r0, r3
 80002c6:	f003 fbfb 	bl	8003ac0 <memset>

	canfilter.FilterActivation = ENABLE;
 80002ca:	2301      	movs	r3, #1
 80002cc:	623b      	str	r3, [r7, #32]
	canfilter.FilterBank = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]
	canfilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002d2:	2300      	movs	r3, #0
 80002d4:	613b      	str	r3, [r7, #16]
	canfilter.FilterIdHigh = 0x0000;
 80002d6:	2300      	movs	r3, #0
 80002d8:	603b      	str	r3, [r7, #0]
	canfilter.FilterIdLow = 0x0000;
 80002da:	2300      	movs	r3, #0
 80002dc:	607b      	str	r3, [r7, #4]
	canfilter.FilterMaskIdHigh = 0x0000;
 80002de:	2300      	movs	r3, #0
 80002e0:	60bb      	str	r3, [r7, #8]
	canfilter.FilterMaskIdLow = 0x0000;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60fb      	str	r3, [r7, #12]
	canfilter.FilterMode = CAN_FILTERMODE_IDMASK;
 80002e6:	2300      	movs	r3, #0
 80002e8:	61bb      	str	r3, [r7, #24]
	canfilter.FilterScale = CAN_FILTERSCALE_32BIT;
 80002ea:	2301      	movs	r3, #1
 80002ec:	61fb      	str	r3, [r7, #28]

	if (HAL_CAN_ConfigFilter(&hcan, &canfilter) != HAL_OK) {
 80002ee:	463b      	mov	r3, r7
 80002f0:	4619      	mov	r1, r3
 80002f2:	4806      	ldr	r0, [pc, #24]	@ (800030c <CAN_FILTER_CONFIG+0x54>)
 80002f4:	f000 fcff 	bl	8000cf6 <HAL_CAN_ConfigFilter>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <CAN_FILTER_CONFIG+0x4a>
		Error_Handler();
 80002fe:	f7ff ff5b 	bl	80001b8 <Error_Handler>
	}

}
 8000302:	bf00      	nop
 8000304:	3728      	adds	r7, #40	@ 0x28
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	20000084 	.word	0x20000084

08000310 <HAL_CAN_TxMailbox0CompleteCallback>:
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8000310:	b5b0      	push	{r4, r5, r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	const char msg[] = "Message sent from mailbox 1\n\r";
 8000318:	4b0d      	ldr	r3, [pc, #52]	@ (8000350 <HAL_CAN_TxMailbox0CompleteCallback+0x40>)
 800031a:	f107 0408 	add.w	r4, r7, #8
 800031e:	461d      	mov	r5, r3
 8000320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000324:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000328:	c407      	stmia	r4!, {r0, r1, r2}
 800032a:	8023      	strh	r3, [r4, #0]

	if (HAL_UART_Transmit(&huart, (uint8_t*) msg, sizeof(msg) - 1,
 800032c:	f107 0108 	add.w	r1, r7, #8
 8000330:	f04f 33ff 	mov.w	r3, #4294967295
 8000334:	221d      	movs	r2, #29
 8000336:	4807      	ldr	r0, [pc, #28]	@ (8000354 <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 8000338:	f002 fc04 	bl	8002b44 <HAL_UART_Transmit>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <HAL_CAN_TxMailbox0CompleteCallback+0x36>
	HAL_MAX_DELAY) != HAL_OK) {
		Error_Handler();
 8000342:	f7ff ff39 	bl	80001b8 <Error_Handler>
	}
}
 8000346:	bf00      	nop
 8000348:	3728      	adds	r7, #40	@ 0x28
 800034a:	46bd      	mov	sp, r7
 800034c:	bdb0      	pop	{r4, r5, r7, pc}
 800034e:	bf00      	nop
 8000350:	08004040 	.word	0x08004040
 8000354:	200000ac 	.word	0x200000ac

08000358 <HAL_CAN_RxFifo0MsgPendingCallback>:
 if (HAL_UART_Transmit(&huart, (uint8_t*) msg, sizeof(msg) - 1,
 HAL_MAX_DELAY) != HAL_OK) {
 Error_Handler();
 }
 } */
 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b08c      	sub	sp, #48	@ 0x30
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 CAN_RxHeaderTypeDef rxheader = { 0 };
 8000360:	f107 0314 	add.w	r3, r7, #20
 8000364:	2200      	movs	r2, #0
 8000366:	601a      	str	r2, [r3, #0]
 8000368:	605a      	str	r2, [r3, #4]
 800036a:	609a      	str	r2, [r3, #8]
 800036c:	60da      	str	r2, [r3, #12]
 800036e:	611a      	str	r2, [r3, #16]
 8000370:	615a      	str	r2, [r3, #20]
 8000372:	619a      	str	r2, [r3, #24]
 uint8_t recieved_msg[8];

 if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxheader, recieved_msg)
 8000374:	f107 030c 	add.w	r3, r7, #12
 8000378:	f107 0214 	add.w	r2, r7, #20
 800037c:	2100      	movs	r1, #0
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f000 fe95 	bl	80010ae <HAL_CAN_GetRxMessage>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
 != HAL_OK) {
 Error_Handler();
 800038a:	f7ff ff15 	bl	80001b8 <Error_Handler>
 }
 HAL_UART_Transmit(&huart, (uint8_t*) recieved_msg, sizeof(recieved_msg) - 1,
 800038e:	f107 010c 	add.w	r1, r7, #12
 8000392:	f04f 33ff 	mov.w	r3, #4294967295
 8000396:	2207      	movs	r2, #7
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800039a:	f002 fbd3 	bl	8002b44 <HAL_UART_Transmit>
 HAL_MAX_DELAY);

 }
 800039e:	bf00      	nop
 80003a0:	3730      	adds	r7, #48	@ 0x30
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	200000ac 	.word	0x200000ac

080003ac <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]

}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr
	...

080003c0 <CANTIM2_INIT>:
void CANTIM2_INIT() {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	htim2.Instance = TIM2;
 80003c4:	4b0a      	ldr	r3, [pc, #40]	@ (80003f0 <CANTIM2_INIT+0x30>)
 80003c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003ca:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0x18F;
 80003cc:	4b08      	ldr	r3, [pc, #32]	@ (80003f0 <CANTIM2_INIT+0x30>)
 80003ce:	f240 128f 	movw	r2, #399	@ 0x18f
 80003d2:	605a      	str	r2, [r3, #4]
	htim2.Init.Period = 0xC34F;
 80003d4:	4b06      	ldr	r3, [pc, #24]	@ (80003f0 <CANTIM2_INIT+0x30>)
 80003d6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80003da:	60da      	str	r2, [r3, #12]

	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80003dc:	4804      	ldr	r0, [pc, #16]	@ (80003f0 <CANTIM2_INIT+0x30>)
 80003de:	f002 f92b 	bl	8002638 <HAL_TIM_Base_Init>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <CANTIM2_INIT+0x2c>
		Error_Handler();
 80003e8:	f7ff fee6 	bl	80001b8 <Error_Handler>
	}

}
 80003ec:	bf00      	nop
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	200000f4 	.word	0x200000f4

080003f4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000404:	d102      	bne.n	800040c <HAL_TIM_PeriodElapsedCallback+0x18>
		flag = 1;
 8000406:	4b04      	ldr	r3, [pc, #16]	@ (8000418 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000408:	2201      	movs	r2, #1
 800040a:	701a      	strb	r2, [r3, #0]
}
 800040c:	bf00      	nop
 800040e:	370c      	adds	r7, #12
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	2000013c 	.word	0x2000013c

0800041c <UART_INIT>:

void UART_INIT() {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	huart.Instance = USART1;
 8000420:	4b0f      	ldr	r3, [pc, #60]	@ (8000460 <UART_INIT+0x44>)
 8000422:	4a10      	ldr	r2, [pc, #64]	@ (8000464 <UART_INIT+0x48>)
 8000424:	601a      	str	r2, [r3, #0]
	huart.Init.BaudRate = 115200;
 8000426:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <UART_INIT+0x44>)
 8000428:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800042c:	605a      	str	r2, [r3, #4]
	huart.Init.WordLength = UART_WORDLENGTH_8B;
 800042e:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <UART_INIT+0x44>)
 8000430:	2200      	movs	r2, #0
 8000432:	609a      	str	r2, [r3, #8]
	huart.Init.StopBits = UART_STOPBITS_1;
 8000434:	4b0a      	ldr	r3, [pc, #40]	@ (8000460 <UART_INIT+0x44>)
 8000436:	2200      	movs	r2, #0
 8000438:	60da      	str	r2, [r3, #12]
	huart.Init.Parity = UART_PARITY_NONE;
 800043a:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <UART_INIT+0x44>)
 800043c:	2200      	movs	r2, #0
 800043e:	611a      	str	r2, [r3, #16]
	huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000440:	4b07      	ldr	r3, [pc, #28]	@ (8000460 <UART_INIT+0x44>)
 8000442:	2200      	movs	r2, #0
 8000444:	619a      	str	r2, [r3, #24]
	huart.Init.Mode = UART_MODE_TX_RX;
 8000446:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <UART_INIT+0x44>)
 8000448:	220c      	movs	r2, #12
 800044a:	615a      	str	r2, [r3, #20]
	if (HAL_UART_Init(&huart) != HAL_OK) {
 800044c:	4804      	ldr	r0, [pc, #16]	@ (8000460 <UART_INIT+0x44>)
 800044e:	f002 fb29 	bl	8002aa4 <HAL_UART_Init>
 8000452:	4603      	mov	r3, r0
 8000454:	2b00      	cmp	r3, #0
 8000456:	d001      	beq.n	800045c <UART_INIT+0x40>
		Error_Handler();
 8000458:	f7ff feae 	bl	80001b8 <Error_Handler>
	}
}
 800045c:	bf00      	nop
 800045e:	bd80      	pop	{r7, pc}
 8000460:	200000ac 	.word	0x200000ac
 8000464:	40013800 	.word	0x40013800

08000468 <HAL_MspInit>:

#include "main.h"
#include "stm32f1xx_hal.h"
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0


  //Here we will do low level processor specific inits.
 	//1. Set up the priority grouping of the arm cortex mx processor
 	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800046c:	2003      	movs	r0, #3
 800046e:	f001 fa41 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>
 	//2. Enable the required system exceptions of the arm cortex processor
 	SCB->SHCSR |= 0x7 << 16; //usage fault,bus fault and memory fault system exceptions
 8000472:	4b0d      	ldr	r3, [pc, #52]	@ (80004a8 <HAL_MspInit+0x40>)
 8000474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000476:	4a0c      	ldr	r2, [pc, #48]	@ (80004a8 <HAL_MspInit+0x40>)
 8000478:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800047c:	6253      	str	r3, [r2, #36]	@ 0x24

 	//3. configure the priority of the system exceptions
 	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800047e:	2200      	movs	r2, #0
 8000480:	2100      	movs	r1, #0
 8000482:	f06f 000b 	mvn.w	r0, #11
 8000486:	f001 fa40 	bl	800190a <HAL_NVIC_SetPriority>
 	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800048a:	2200      	movs	r2, #0
 800048c:	2100      	movs	r1, #0
 800048e:	f06f 000a 	mvn.w	r0, #10
 8000492:	f001 fa3a 	bl	800190a <HAL_NVIC_SetPriority>
 	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8000496:	2200      	movs	r2, #0
 8000498:	2100      	movs	r1, #0
 800049a:	f06f 0009 	mvn.w	r0, #9
 800049e:	f001 fa34 	bl	800190a <HAL_NVIC_SetPriority>



}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	e000ed00 	.word	0xe000ed00

080004ac <MX_GPIO_INIT>:
void MX_GPIO_INIT()
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b086      	sub	sp, #24
 80004b0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioLED = {0};
 80004b2:	f107 0308 	add.w	r3, r7, #8
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80004c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <MX_GPIO_INIT+0x54>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000500 <MX_GPIO_INIT+0x54>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	6193      	str	r3, [r2, #24]
 80004cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <MX_GPIO_INIT+0x54>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	f003 0310 	and.w	r3, r3, #16
 80004d4:	607b      	str	r3, [r7, #4]
 80004d6:	687b      	ldr	r3, [r7, #4]
	gpioLED.Pin = GPIO_PIN_13;
 80004d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004dc:	60bb      	str	r3, [r7, #8]
	gpioLED.Mode = GPIO_MODE_OUTPUT_PP;
 80004de:	2301      	movs	r3, #1
 80004e0:	60fb      	str	r3, [r7, #12]
	gpioLED.Pull = GPIO_NOPULL;
 80004e2:	2300      	movs	r3, #0
 80004e4:	613b      	str	r3, [r7, #16]
	gpioLED.Speed = GPIO_SPEED_FREQ_LOW;
 80004e6:	2302      	movs	r3, #2
 80004e8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &gpioLED);
 80004ea:	f107 0308 	add.w	r3, r7, #8
 80004ee:	4619      	mov	r1, r3
 80004f0:	4804      	ldr	r0, [pc, #16]	@ (8000504 <MX_GPIO_INIT+0x58>)
 80004f2:	f001 faf3 	bl	8001adc <HAL_GPIO_Init>


}
 80004f6:	bf00      	nop
 80004f8:	3718      	adds	r7, #24
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000
 8000504:	40011000 	.word	0x40011000

08000508 <CAN_INIT>:
void CAN_INIT()
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
	//CAN_HandleTypeDef hcan ={0};
	__HAL_RCC_CAN1_CLK_ENABLE();
 800050e:	4b1f      	ldr	r3, [pc, #124]	@ (800058c <CAN_INIT+0x84>)
 8000510:	69db      	ldr	r3, [r3, #28]
 8000512:	4a1e      	ldr	r2, [pc, #120]	@ (800058c <CAN_INIT+0x84>)
 8000514:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000518:	61d3      	str	r3, [r2, #28]
 800051a:	4b1c      	ldr	r3, [pc, #112]	@ (800058c <CAN_INIT+0x84>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]


	hcan.Instance = CAN1;
 8000526:	4b1a      	ldr	r3, [pc, #104]	@ (8000590 <CAN_INIT+0x88>)
 8000528:	4a1a      	ldr	r2, [pc, #104]	@ (8000594 <CAN_INIT+0x8c>)
 800052a:	601a      	str	r2, [r3, #0]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 800052c:	4b18      	ldr	r3, [pc, #96]	@ (8000590 <CAN_INIT+0x88>)
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
	hcan.Init.AutoBusOff = DISABLE;
 8000532:	4b17      	ldr	r3, [pc, #92]	@ (8000590 <CAN_INIT+0x88>)
 8000534:	2200      	movs	r2, #0
 8000536:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoRetransmission = ENABLE;
 8000538:	4b15      	ldr	r3, [pc, #84]	@ (8000590 <CAN_INIT+0x88>)
 800053a:	2201      	movs	r2, #1
 800053c:	76da      	strb	r2, [r3, #27]
	hcan.Init.AutoWakeUp = DISABLE;
 800053e:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <CAN_INIT+0x88>)
 8000540:	2200      	movs	r2, #0
 8000542:	769a      	strb	r2, [r3, #26]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000544:	4b12      	ldr	r3, [pc, #72]	@ (8000590 <CAN_INIT+0x88>)
 8000546:	2200      	movs	r2, #0
 8000548:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 800054a:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <CAN_INIT+0x88>)
 800054c:	2200      	movs	r2, #0
 800054e:	775a      	strb	r2, [r3, #29]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8000550:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <CAN_INIT+0x88>)
 8000552:	2200      	movs	r2, #0
 8000554:	761a      	strb	r2, [r3, #24]

	hcan.Init.Prescaler = 5;
 8000556:	4b0e      	ldr	r3, [pc, #56]	@ (8000590 <CAN_INIT+0x88>)
 8000558:	2205      	movs	r2, #5
 800055a:	605a      	str	r2, [r3, #4]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800055c:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <CAN_INIT+0x88>)
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000562:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <CAN_INIT+0x88>)
 8000564:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000568:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800056a:	4b09      	ldr	r3, [pc, #36]	@ (8000590 <CAN_INIT+0x88>)
 800056c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000570:	615a      	str	r2, [r3, #20]
	if(HAL_CAN_Init(&hcan) != HAL_OK)
 8000572:	4807      	ldr	r0, [pc, #28]	@ (8000590 <CAN_INIT+0x88>)
 8000574:	f000 fac4 	bl	8000b00 <HAL_CAN_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <CAN_INIT+0x7a>
	{
		Error_Handler();
 800057e:	f7ff fe1b 	bl	80001b8 <Error_Handler>
	}


}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40021000 	.word	0x40021000
 8000590:	20000084 	.word	0x20000084
 8000594:	40006400 	.word	0x40006400

08000598 <HAL_CAN_MspInit>:
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b088      	sub	sp, #32
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005ae:	4b2b      	ldr	r3, [pc, #172]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	4a2a      	ldr	r2, [pc, #168]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005b4:	f043 0304 	orr.w	r3, r3, #4
 80005b8:	6193      	str	r3, [r2, #24]
 80005ba:	4b28      	ldr	r3, [pc, #160]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	f003 0304 	and.w	r3, r3, #4
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_CAN1_CLK_ENABLE();
 80005c6:	4b25      	ldr	r3, [pc, #148]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	4a24      	ldr	r2, [pc, #144]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005d0:	61d3      	str	r3, [r2, #28]
 80005d2:	4b22      	ldr	r3, [pc, #136]	@ (800065c <HAL_CAN_MspInit+0xc4>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	68bb      	ldr	r3, [r7, #8]

	    GPIO_InitStruct.Pin  = GPIO_PIN_11;
 80005de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005e2:	613b      	str	r3, [r7, #16]
	    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61bb      	str	r3, [r7, #24]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	4619      	mov	r1, r3
 80005f2:	481b      	ldr	r0, [pc, #108]	@ (8000660 <HAL_CAN_MspInit+0xc8>)
 80005f4:	f001 fa72 	bl	8001adc <HAL_GPIO_Init>

	    // PA12 - CAN_TX (AF push-pull)
	    GPIO_InitStruct.Pin   = GPIO_PIN_12;
 80005f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005fc:	613b      	str	r3, [r7, #16]
	    GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
 80005fe:	2302      	movs	r3, #2
 8000600:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000602:	2303      	movs	r3, #3
 8000604:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000606:	f107 0310 	add.w	r3, r7, #16
 800060a:	4619      	mov	r1, r3
 800060c:	4814      	ldr	r0, [pc, #80]	@ (8000660 <HAL_CAN_MspInit+0xc8>)
 800060e:	f001 fa65 	bl	8001adc <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 15, 0);
 8000612:	2200      	movs	r2, #0
 8000614:	210f      	movs	r1, #15
 8000616:	2013      	movs	r0, #19
 8000618:	f001 f977 	bl	800190a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 15, 0);
 800061c:	2200      	movs	r2, #0
 800061e:	210f      	movs	r1, #15
 8000620:	2014      	movs	r0, #20
 8000622:	f001 f972 	bl	800190a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 15, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	210f      	movs	r1, #15
 800062a:	2015      	movs	r0, #21
 800062c:	f001 f96d 	bl	800190a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 15, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	210f      	movs	r1, #15
 8000634:	2016      	movs	r0, #22
 8000636:	f001 f968 	bl	800190a <HAL_NVIC_SetPriority>

	HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800063a:	2013      	movs	r0, #19
 800063c:	f001 f981 	bl	8001942 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000640:	2014      	movs	r0, #20
 8000642:	f001 f97e 	bl	8001942 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000646:	2015      	movs	r0, #21
 8000648:	f001 f97b 	bl	8001942 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800064c:	2016      	movs	r0, #22
 800064e:	f001 f978 	bl	8001942 <HAL_NVIC_EnableIRQ>


}
 8000652:	bf00      	nop
 8000654:	3720      	adds	r7, #32
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40021000 	.word	0x40021000
 8000660:	40010800 	.word	0x40010800

08000664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b088      	sub	sp, #32
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart ={0};
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]

	//1. here we will do the low level inits of the usart2 peripheral
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b20      	ldr	r3, [pc, #128]	@ (80006fc <HAL_UART_MspInit+0x98>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	4a1f      	ldr	r2, [pc, #124]	@ (80006fc <HAL_UART_MspInit+0x98>)
 8000680:	f043 0304 	orr.w	r3, r3, #4
 8000684:	6193      	str	r3, [r2, #24]
 8000686:	4b1d      	ldr	r3, [pc, #116]	@ (80006fc <HAL_UART_MspInit+0x98>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_USART1_CLK_ENABLE();
 8000692:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <HAL_UART_MspInit+0x98>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	4a19      	ldr	r2, [pc, #100]	@ (80006fc <HAL_UART_MspInit+0x98>)
 8000698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069c:	6193      	str	r3, [r2, #24]
 800069e:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <HAL_UART_MspInit+0x98>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
	//2. do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_9;
 80006aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006ae:	613b      	str	r3, [r7, #16]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80006b0:	2302      	movs	r3, #2
 80006b2:	617b      	str	r3, [r7, #20]
	gpio_uart.Pull= GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61bb      	str	r3, [r7, #24]
	gpio_uart.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b8:	2303      	movs	r3, #3
 80006ba:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	4619      	mov	r1, r3
 80006c2:	480f      	ldr	r0, [pc, #60]	@ (8000700 <HAL_UART_MspInit+0x9c>)
 80006c4:	f001 fa0a 	bl	8001adc <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_10;
 80006c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006cc:	613b      	str	r3, [r7, #16]
	gpio_uart.Mode = GPIO_MODE_INPUT;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
	gpio_uart.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006d6:	f107 0310 	add.w	r3, r7, #16
 80006da:	4619      	mov	r1, r3
 80006dc:	4808      	ldr	r0, [pc, #32]	@ (8000700 <HAL_UART_MspInit+0x9c>)
 80006de:	f001 f9fd 	bl	8001adc <HAL_GPIO_Init>

	//3. enable the irq and set up the priority (NVIC settings
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006e2:	2025      	movs	r0, #37	@ 0x25
 80006e4:	f001 f92d 	bl	8001942 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 80006e8:	2200      	movs	r2, #0
 80006ea:	210f      	movs	r1, #15
 80006ec:	2025      	movs	r0, #37	@ 0x25
 80006ee:	f001 f90c 	bl	800190a <HAL_NVIC_SetPriority>
}
 80006f2:	bf00      	nop
 80006f4:	3720      	adds	r7, #32
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40021000 	.word	0x40021000
 8000700:	40010800 	.word	0x40010800

08000704 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	__HAL_RCC_TIM2_CLK_ENABLE();
 800070c:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <HAL_TIM_Base_MspInit+0x38>)
 800070e:	69db      	ldr	r3, [r3, #28]
 8000710:	4a0a      	ldr	r2, [pc, #40]	@ (800073c <HAL_TIM_Base_MspInit+0x38>)
 8000712:	f043 0301 	orr.w	r3, r3, #1
 8000716:	61d3      	str	r3, [r2, #28]
 8000718:	4b08      	ldr	r3, [pc, #32]	@ (800073c <HAL_TIM_Base_MspInit+0x38>)
 800071a:	69db      	ldr	r3, [r3, #28]
 800071c:	f003 0301 	and.w	r3, r3, #1
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	68fb      	ldr	r3, [r7, #12]

	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000724:	201c      	movs	r0, #28
 8000726:	f001 f90c 	bl	8001942 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 800072a:	2200      	movs	r2, #0
 800072c:	210f      	movs	r1, #15
 800072e:	201c      	movs	r0, #28
 8000730:	f001 f8eb 	bl	800190a <HAL_NVIC_SetPriority>
}
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40021000 	.word	0x40021000

08000740 <USART1_IRQHandler>:
/**
 * @brief This function handles Non maskable interrupt.
 */


void USART1_IRQHandler(void) {
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart);
 8000744:	4802      	ldr	r0, [pc, #8]	@ (8000750 <USART1_IRQHandler+0x10>)
 8000746:	f002 fa89 	bl	8002c5c <HAL_UART_IRQHandler>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	200000ac 	.word	0x200000ac

08000754 <USB_HP_CAN1_TX_IRQHandler>:

void USB_HP_CAN1_TX_IRQHandler(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 8000758:	4802      	ldr	r0, [pc, #8]	@ (8000764 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800075a:	f000 fdee 	bl	800133a <HAL_CAN_IRQHandler>
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000084 	.word	0x20000084

08000768 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void) {
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 800076c:	4802      	ldr	r0, [pc, #8]	@ (8000778 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800076e:	f000 fde4 	bl	800133a <HAL_CAN_IRQHandler>
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000084 	.word	0x20000084

0800077c <CAN1_RX1_IRQHandler>:
void CAN1_RX1_IRQHandler(void) {
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 8000780:	4802      	ldr	r0, [pc, #8]	@ (800078c <CAN1_RX1_IRQHandler+0x10>)
 8000782:	f000 fdda 	bl	800133a <HAL_CAN_IRQHandler>
}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000084 	.word	0x20000084

08000790 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void) {
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 8000794:	4802      	ldr	r0, [pc, #8]	@ (80007a0 <CAN1_SCE_IRQHandler+0x10>)
 8000796:	f000 fdd0 	bl	800133a <HAL_CAN_IRQHandler>
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000084 	.word	0x20000084

080007a4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 80007a8:	4802      	ldr	r0, [pc, #8]	@ (80007b4 <TIM2_IRQHandler+0x10>)
 80007aa:	f001 ffe7 	bl	800277c <HAL_TIM_IRQHandler>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200000f4 	.word	0x200000f4

080007b8 <NMI_Handler>:
void NMI_Handler(void) {
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <NMI_Handler+0x4>

080007c0 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <HardFault_Handler+0x4>

080007c8 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <MemManage_Handler+0x4>

080007d0 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <BusFault_Handler+0x4>

080007d8 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <UsageFault_Handler+0x4>

080007e0 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8000808:	f000 f93a 	bl	8000a80 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}

08000810 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800081a:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <ITM_SendChar+0x44>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <ITM_SendChar+0x44>)
 8000820:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000824:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000826:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <ITM_SendChar+0x48>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a0b      	ldr	r2, [pc, #44]	@ (8000858 <ITM_SendChar+0x48>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000832:	bf00      	nop
 8000834:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	2b00      	cmp	r3, #0
 8000840:	d0f8      	beq.n	8000834 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000842:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	6013      	str	r3, [r2, #0]
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr
 8000854:	e000edfc 	.word	0xe000edfc
 8000858:	e0000e00 	.word	0xe0000e00

0800085c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	e00a      	b.n	8000884 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800086e:	f3af 8000 	nop.w
 8000872:	4601      	mov	r1, r0
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	60ba      	str	r2, [r7, #8]
 800087a:	b2ca      	uxtb	r2, r1
 800087c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	3301      	adds	r3, #1
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697a      	ldr	r2, [r7, #20]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	dbf0      	blt.n	800086e <_read+0x12>
  }

  return len;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3718      	adds	r7, #24
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b086      	sub	sp, #24
 800089a:	af00      	add	r7, sp, #0
 800089c:	60f8      	str	r0, [r7, #12]
 800089e:	60b9      	str	r1, [r7, #8]
 80008a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a2:	2300      	movs	r3, #0
 80008a4:	617b      	str	r3, [r7, #20]
 80008a6:	e009      	b.n	80008bc <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	1c5a      	adds	r2, r3, #1
 80008ac:	60ba      	str	r2, [r7, #8]
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ffad 	bl	8000810 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	3301      	adds	r3, #1
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	697a      	ldr	r2, [r7, #20]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	dbf1      	blt.n	80008a8 <_write+0x12>
  }
  return len;
 80008c4:	687b      	ldr	r3, [r7, #4]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_close>:

int _close(int file)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b083      	sub	sp, #12
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008da:	4618      	mov	r0, r3
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008f4:	605a      	str	r2, [r3, #4]
  return 0;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <_isatty>:

int _isatty(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr

08000916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
	...

08000930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000938:	4a14      	ldr	r2, [pc, #80]	@ (800098c <_sbrk+0x5c>)
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <_sbrk+0x60>)
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000944:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <_sbrk+0x64>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d102      	bne.n	8000952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <_sbrk+0x64>)
 800094e:	4a12      	ldr	r2, [pc, #72]	@ (8000998 <_sbrk+0x68>)
 8000950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	429a      	cmp	r2, r3
 800095e:	d207      	bcs.n	8000970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000960:	f003 f8fc 	bl	8003b5c <__errno>
 8000964:	4603      	mov	r3, r0
 8000966:	220c      	movs	r2, #12
 8000968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	e009      	b.n	8000984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000970:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <_sbrk+0x64>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000976:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	4a05      	ldr	r2, [pc, #20]	@ (8000994 <_sbrk+0x64>)
 8000980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20005000 	.word	0x20005000
 8000990:	00000400 	.word	0x00000400
 8000994:	20000140 	.word	0x20000140
 8000998:	20000298 	.word	0x20000298

0800099c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a8:	f7ff fff8 	bl	800099c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009ac:	480b      	ldr	r0, [pc, #44]	@ (80009dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009ae:	490c      	ldr	r1, [pc, #48]	@ (80009e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009b0:	4a0c      	ldr	r2, [pc, #48]	@ (80009e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b4:	e002      	b.n	80009bc <LoopCopyDataInit>

080009b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ba:	3304      	adds	r3, #4

080009bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c0:	d3f9      	bcc.n	80009b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009c2:	4a09      	ldr	r2, [pc, #36]	@ (80009e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009c4:	4c09      	ldr	r4, [pc, #36]	@ (80009ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c8:	e001      	b.n	80009ce <LoopFillZerobss>

080009ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009cc:	3204      	adds	r2, #4

080009ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d0:	d3fb      	bcc.n	80009ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009d2:	f003 f8c9 	bl	8003b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009d6:	f7ff fbb9 	bl	800014c <main>
  bx lr
 80009da:	4770      	bx	lr
  ldr r0, =_sdata
 80009dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009e4:	08004094 	.word	0x08004094
  ldr r2, =_sbss
 80009e8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009ec:	20000294 	.word	0x20000294

080009f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC1_2_IRQHandler>
	...

080009f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f8:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <HAL_Init+0x28>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a07      	ldr	r2, [pc, #28]	@ (8000a1c <HAL_Init+0x28>)
 80009fe:	f043 0310 	orr.w	r3, r3, #16
 8000a02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a04:	2003      	movs	r0, #3
 8000a06:	f000 ff75 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a0a:	200f      	movs	r0, #15
 8000a0c:	f000 f808 	bl	8000a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a10:	f7ff fd2a 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40022000 	.word	0x40022000

08000a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_InitTick+0x54>)
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_InitTick+0x58>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4619      	mov	r1, r3
 8000a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 ff8d 	bl	800195e <HAL_SYSTICK_Config>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e00e      	b.n	8000a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2b0f      	cmp	r3, #15
 8000a52:	d80a      	bhi.n	8000a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a54:	2200      	movs	r2, #0
 8000a56:	6879      	ldr	r1, [r7, #4]
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	f000 ff55 	bl	800190a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a60:	4a06      	ldr	r2, [pc, #24]	@ (8000a7c <HAL_InitTick+0x5c>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a66:	2300      	movs	r3, #0
 8000a68:	e000      	b.n	8000a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000000 	.word	0x20000000
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	20000004 	.word	0x20000004

08000a80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a84:	4b05      	ldr	r3, [pc, #20]	@ (8000a9c <HAL_IncTick+0x1c>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4b05      	ldr	r3, [pc, #20]	@ (8000aa0 <HAL_IncTick+0x20>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4413      	add	r3, r2
 8000a90:	4a03      	ldr	r2, [pc, #12]	@ (8000aa0 <HAL_IncTick+0x20>)
 8000a92:	6013      	str	r3, [r2, #0]
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	20000008 	.word	0x20000008
 8000aa0:	20000144 	.word	0x20000144

08000aa4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa8:	4b02      	ldr	r3, [pc, #8]	@ (8000ab4 <HAL_GetTick+0x10>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr
 8000ab4:	20000144 	.word	0x20000144

08000ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ac0:	f7ff fff0 	bl	8000aa4 <HAL_GetTick>
 8000ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ad0:	d005      	beq.n	8000ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <HAL_Delay+0x44>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	4413      	add	r3, r2
 8000adc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ade:	bf00      	nop
 8000ae0:	f7ff ffe0 	bl	8000aa4 <HAL_GetTick>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d8f7      	bhi.n	8000ae0 <HAL_Delay+0x28>
  {
  }
}
 8000af0:	bf00      	nop
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000008 	.word	0x20000008

08000b00 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e0ed      	b.n	8000cee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d102      	bne.n	8000b24 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff fd3a 	bl	8000598 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f042 0201 	orr.w	r2, r2, #1
 8000b32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b34:	f7ff ffb6 	bl	8000aa4 <HAL_GetTick>
 8000b38:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b3a:	e012      	b.n	8000b62 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b3c:	f7ff ffb2 	bl	8000aa4 <HAL_GetTick>
 8000b40:	4602      	mov	r2, r0
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	d90b      	bls.n	8000b62 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b4e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2205      	movs	r2, #5
 8000b5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e0c5      	b.n	8000cee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d0e5      	beq.n	8000b3c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f022 0202 	bic.w	r2, r2, #2
 8000b7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b80:	f7ff ff90 	bl	8000aa4 <HAL_GetTick>
 8000b84:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b86:	e012      	b.n	8000bae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b88:	f7ff ff8c 	bl	8000aa4 <HAL_GetTick>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b0a      	cmp	r3, #10
 8000b94:	d90b      	bls.n	8000bae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b9a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2205      	movs	r2, #5
 8000ba6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e09f      	b.n	8000cee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1e5      	bne.n	8000b88 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7e1b      	ldrb	r3, [r3, #24]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d108      	bne.n	8000bd6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	e007      	b.n	8000be6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	7e5b      	ldrb	r3, [r3, #25]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d108      	bne.n	8000c00 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	e007      	b.n	8000c10 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	7e9b      	ldrb	r3, [r3, #26]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d108      	bne.n	8000c2a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f042 0220 	orr.w	r2, r2, #32
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	e007      	b.n	8000c3a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f022 0220 	bic.w	r2, r2, #32
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	7edb      	ldrb	r3, [r3, #27]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d108      	bne.n	8000c54 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f022 0210 	bic.w	r2, r2, #16
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	e007      	b.n	8000c64 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f042 0210 	orr.w	r2, r2, #16
 8000c62:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	7f1b      	ldrb	r3, [r3, #28]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d108      	bne.n	8000c7e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f042 0208 	orr.w	r2, r2, #8
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	e007      	b.n	8000c8e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f022 0208 	bic.w	r2, r2, #8
 8000c8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7f5b      	ldrb	r3, [r3, #29]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d108      	bne.n	8000ca8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f042 0204 	orr.w	r2, r2, #4
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	e007      	b.n	8000cb8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f022 0204 	bic.w	r2, r2, #4
 8000cb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689a      	ldr	r2, [r3, #8]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	691b      	ldr	r3, [r3, #16]
 8000cc6:	431a      	orrs	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	695b      	ldr	r3, [r3, #20]
 8000ccc:	ea42 0103 	orr.w	r1, r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	1e5a      	subs	r2, r3, #1
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b087      	sub	sp, #28
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d0c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d0e:	7cfb      	ldrb	r3, [r7, #19]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d003      	beq.n	8000d1c <HAL_CAN_ConfigFilter+0x26>
 8000d14:	7cfb      	ldrb	r3, [r7, #19]
 8000d16:	2b02      	cmp	r3, #2
 8000d18:	f040 80aa 	bne.w	8000e70 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d22:	f043 0201 	orr.w	r2, r3, #1
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	695b      	ldr	r3, [r3, #20]
 8000d30:	f003 031f 	and.w	r3, r3, #31
 8000d34:	2201      	movs	r2, #1
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	401a      	ands	r2, r3
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d123      	bne.n	8000d9e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	401a      	ands	r2, r3
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d74:	683a      	ldr	r2, [r7, #0]
 8000d76:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d78:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3248      	adds	r2, #72	@ 0x48
 8000d7e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d92:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d94:	6979      	ldr	r1, [r7, #20]
 8000d96:	3348      	adds	r3, #72	@ 0x48
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	440b      	add	r3, r1
 8000d9c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d122      	bne.n	8000dec <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	431a      	orrs	r2, r3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dc2:	683a      	ldr	r2, [r7, #0]
 8000dc4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000dc6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	3248      	adds	r2, #72	@ 0x48
 8000dcc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000de0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000de2:	6979      	ldr	r1, [r7, #20]
 8000de4:	3348      	adds	r3, #72	@ 0x48
 8000de6:	00db      	lsls	r3, r3, #3
 8000de8:	440b      	add	r3, r1
 8000dea:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d109      	bne.n	8000e08 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	401a      	ands	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000e06:	e007      	b.n	8000e18 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	431a      	orrs	r2, r3
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	691b      	ldr	r3, [r3, #16]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d109      	bne.n	8000e34 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000e32:	e007      	b.n	8000e44 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	431a      	orrs	r2, r3
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	6a1b      	ldr	r3, [r3, #32]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d107      	bne.n	8000e5c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	431a      	orrs	r2, r3
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e62:	f023 0201 	bic.w	r2, r3, #1
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	e006      	b.n	8000e7e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e74:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
  }
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	371c      	adds	r7, #28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr

08000e88 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d12e      	bne.n	8000efa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f022 0201 	bic.w	r2, r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000eb4:	f7ff fdf6 	bl	8000aa4 <HAL_GetTick>
 8000eb8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000eba:	e012      	b.n	8000ee2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ebc:	f7ff fdf2 	bl	8000aa4 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b0a      	cmp	r3, #10
 8000ec8:	d90b      	bls.n	8000ee2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ece:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2205      	movs	r2, #5
 8000eda:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e012      	b.n	8000f08 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1e5      	bne.n	8000ebc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e006      	b.n	8000f08 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000efe:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
  }
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	@ 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
 8000f1c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f24:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f2e:	7ffb      	ldrb	r3, [r7, #31]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d003      	beq.n	8000f3c <HAL_CAN_AddTxMessage+0x2c>
 8000f34:	7ffb      	ldrb	r3, [r7, #31]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	f040 80ad 	bne.w	8001096 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10a      	bne.n	8000f5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d105      	bne.n	8000f5c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	f000 8095 	beq.w	8001086 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	0e1b      	lsrs	r3, r3, #24
 8000f60:	f003 0303 	and.w	r3, r3, #3
 8000f64:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f66:	2201      	movs	r2, #1
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d10d      	bne.n	8000f94 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f82:	68f9      	ldr	r1, [r7, #12]
 8000f84:	6809      	ldr	r1, [r1, #0]
 8000f86:	431a      	orrs	r2, r3
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	3318      	adds	r3, #24
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	440b      	add	r3, r1
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	e00f      	b.n	8000fb4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f9e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fa4:	68f9      	ldr	r1, [r7, #12]
 8000fa6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000fa8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	3318      	adds	r3, #24
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	440b      	add	r3, r1
 8000fb2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	6819      	ldr	r1, [r3, #0]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	691a      	ldr	r2, [r3, #16]
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	3318      	adds	r3, #24
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	440b      	add	r3, r1
 8000fc4:	3304      	adds	r3, #4
 8000fc6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	7d1b      	ldrb	r3, [r3, #20]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d111      	bne.n	8000ff4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	3318      	adds	r3, #24
 8000fd8:	011b      	lsls	r3, r3, #4
 8000fda:	4413      	add	r3, r2
 8000fdc:	3304      	adds	r3, #4
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	6811      	ldr	r1, [r2, #0]
 8000fe4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	3318      	adds	r3, #24
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	440b      	add	r3, r1
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3307      	adds	r3, #7
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	061a      	lsls	r2, r3, #24
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3306      	adds	r3, #6
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	041b      	lsls	r3, r3, #16
 8001004:	431a      	orrs	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3305      	adds	r3, #5
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	021b      	lsls	r3, r3, #8
 800100e:	4313      	orrs	r3, r2
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	3204      	adds	r2, #4
 8001014:	7812      	ldrb	r2, [r2, #0]
 8001016:	4610      	mov	r0, r2
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	6811      	ldr	r1, [r2, #0]
 800101c:	ea43 0200 	orr.w	r2, r3, r0
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	011b      	lsls	r3, r3, #4
 8001024:	440b      	add	r3, r1
 8001026:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800102a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3303      	adds	r3, #3
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	061a      	lsls	r2, r3, #24
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3302      	adds	r3, #2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	041b      	lsls	r3, r3, #16
 800103c:	431a      	orrs	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3301      	adds	r3, #1
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	4313      	orrs	r3, r2
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	7812      	ldrb	r2, [r2, #0]
 800104c:	4610      	mov	r0, r2
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	6811      	ldr	r1, [r2, #0]
 8001052:	ea43 0200 	orr.w	r2, r3, r0
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	011b      	lsls	r3, r3, #4
 800105a:	440b      	add	r3, r1
 800105c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001060:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	3318      	adds	r3, #24
 800106a:	011b      	lsls	r3, r3, #4
 800106c:	4413      	add	r3, r2
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	6811      	ldr	r1, [r2, #0]
 8001074:	f043 0201 	orr.w	r2, r3, #1
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	3318      	adds	r3, #24
 800107c:	011b      	lsls	r3, r3, #4
 800107e:	440b      	add	r3, r1
 8001080:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001082:	2300      	movs	r3, #0
 8001084:	e00e      	b.n	80010a4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e006      	b.n	80010a4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800109a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
  }
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3724      	adds	r7, #36	@ 0x24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80010ae:	b480      	push	{r7}
 80010b0:	b087      	sub	sp, #28
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010c2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80010c4:	7dfb      	ldrb	r3, [r7, #23]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d003      	beq.n	80010d2 <HAL_CAN_GetRxMessage+0x24>
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	f040 8103 	bne.w	80012d8 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d10e      	bne.n	80010f6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d116      	bne.n	8001114 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e0f7      	b.n	80012e6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b00      	cmp	r3, #0
 8001102:	d107      	bne.n	8001114 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001108:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0e8      	b.n	80012e6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	331b      	adds	r3, #27
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	4413      	add	r3, r2
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0204 	and.w	r2, r3, #4
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10c      	bne.n	800114c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	331b      	adds	r3, #27
 800113a:	011b      	lsls	r3, r3, #4
 800113c:	4413      	add	r3, r2
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	0d5b      	lsrs	r3, r3, #21
 8001142:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	e00b      	b.n	8001164 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	331b      	adds	r3, #27
 8001154:	011b      	lsls	r3, r3, #4
 8001156:	4413      	add	r3, r2
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	08db      	lsrs	r3, r3, #3
 800115c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	331b      	adds	r3, #27
 800116c:	011b      	lsls	r3, r3, #4
 800116e:	4413      	add	r3, r2
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0202 	and.w	r2, r3, #2
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	331b      	adds	r3, #27
 8001182:	011b      	lsls	r3, r3, #4
 8001184:	4413      	add	r3, r2
 8001186:	3304      	adds	r3, #4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	d003      	beq.n	800119a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2208      	movs	r2, #8
 8001196:	611a      	str	r2, [r3, #16]
 8001198:	e00b      	b.n	80011b2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	331b      	adds	r3, #27
 80011a2:	011b      	lsls	r3, r3, #4
 80011a4:	4413      	add	r3, r2
 80011a6:	3304      	adds	r3, #4
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 020f 	and.w	r2, r3, #15
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	331b      	adds	r3, #27
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	4413      	add	r3, r2
 80011be:	3304      	adds	r3, #4
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	331b      	adds	r3, #27
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	4413      	add	r3, r2
 80011d6:	3304      	adds	r3, #4
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	0c1b      	lsrs	r3, r3, #16
 80011dc:	b29a      	uxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	4413      	add	r3, r2
 80011ec:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	4413      	add	r3, r2
 8001202:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	0a1a      	lsrs	r2, r3, #8
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	011b      	lsls	r3, r3, #4
 800121a:	4413      	add	r3, r2
 800121c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	0c1a      	lsrs	r2, r3, #16
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	3302      	adds	r3, #2
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	011b      	lsls	r3, r3, #4
 8001234:	4413      	add	r3, r2
 8001236:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	0e1a      	lsrs	r2, r3, #24
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3303      	adds	r3, #3
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	011b      	lsls	r3, r3, #4
 800124e:	4413      	add	r3, r2
 8001250:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	3304      	adds	r3, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	011b      	lsls	r3, r3, #4
 8001266:	4413      	add	r3, r2
 8001268:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	0a1a      	lsrs	r2, r3, #8
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	3305      	adds	r3, #5
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	4413      	add	r3, r2
 8001282:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	0c1a      	lsrs	r2, r3, #16
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	3306      	adds	r3, #6
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	4413      	add	r3, r2
 800129c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	0e1a      	lsrs	r2, r3, #24
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	3307      	adds	r3, #7
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d108      	bne.n	80012c4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f042 0220 	orr.w	r2, r2, #32
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	e007      	b.n	80012d4 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	691a      	ldr	r2, [r3, #16]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f042 0220 	orr.w	r2, r2, #32
 80012d2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	e006      	b.n	80012e6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
  }
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001300:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d002      	beq.n	800130e <HAL_CAN_ActivateNotification+0x1e>
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2b02      	cmp	r3, #2
 800130c:	d109      	bne.n	8001322 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6959      	ldr	r1, [r3, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	430a      	orrs	r2, r1
 800131c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800131e:	2300      	movs	r3, #0
 8001320:	e006      	b.n	8001330 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
  }
}
 8001330:	4618      	mov	r0, r3
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr

0800133a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b08a      	sub	sp, #40	@ 0x28
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001342:	2300      	movs	r3, #0
 8001344:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001376:	6a3b      	ldr	r3, [r7, #32]
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	2b00      	cmp	r3, #0
 800137e:	d07c      	beq.n	800147a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b00      	cmp	r3, #0
 8001388:	d023      	beq.n	80013d2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2201      	movs	r2, #1
 8001390:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7fe ffb7 	bl	8000310 <HAL_CAN_TxMailbox0CompleteCallback>
 80013a2:	e016      	b.n	80013d2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80013ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013b6:	e00c      	b.n	80013d2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d004      	beq.n	80013cc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80013c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ca:	e002      	b.n	80013d2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f000 f97d 	bl	80016cc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d024      	beq.n	8001426 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 f959 	bl	80016a8 <HAL_CAN_TxMailbox1CompleteCallback>
 80013f6:	e016      	b.n	8001426 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d004      	beq.n	800140c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
 800140a:	e00c      	b.n	8001426 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001412:	2b00      	cmp	r3, #0
 8001414:	d004      	beq.n	8001420 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001418:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
 800141e:	e002      	b.n	8001426 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 f95c 	bl	80016de <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d024      	beq.n	800147a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001438:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d003      	beq.n	800144c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f000 f938 	bl	80016ba <HAL_CAN_TxMailbox2CompleteCallback>
 800144a:	e016      	b.n	800147a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d004      	beq.n	8001460 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
 800145e:	e00c      	b.n	800147a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d004      	beq.n	8001474 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800146a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
 8001472:	e002      	b.n	800147a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f93b 	bl	80016f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800147a:	6a3b      	ldr	r3, [r7, #32]
 800147c:	f003 0308 	and.w	r3, r3, #8
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00c      	beq.n	800149e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	f003 0310 	and.w	r3, r3, #16
 800148a:	2b00      	cmp	r3, #0
 800148c:	d007      	beq.n	800149e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2210      	movs	r2, #16
 800149c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800149e:	6a3b      	ldr	r3, [r7, #32]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00b      	beq.n	80014c0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d006      	beq.n	80014c0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2208      	movs	r2, #8
 80014b8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 f921 	bl	8001702 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d009      	beq.n	80014de <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d002      	beq.n	80014de <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7fe ff3d 	bl	8000358 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80014de:	6a3b      	ldr	r3, [r7, #32]
 80014e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d00c      	beq.n	8001502 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	f003 0310 	and.w	r3, r3, #16
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d007      	beq.n	8001502 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80014f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2210      	movs	r2, #16
 8001500:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	f003 0320 	and.w	r3, r3, #32
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00b      	beq.n	8001524 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	2b00      	cmp	r3, #0
 8001514:	d006      	beq.n	8001524 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2208      	movs	r2, #8
 800151c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 f901 	bl	8001726 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001524:	6a3b      	ldr	r3, [r7, #32]
 8001526:	f003 0310 	and.w	r3, r3, #16
 800152a:	2b00      	cmp	r3, #0
 800152c:	d009      	beq.n	8001542 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d002      	beq.n	8001542 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f000 f8e9 	bl	8001714 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00b      	beq.n	8001564 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	2b00      	cmp	r3, #0
 8001554:	d006      	beq.n	8001564 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2210      	movs	r2, #16
 800155c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f8ea 	bl	8001738 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001564:	6a3b      	ldr	r3, [r7, #32]
 8001566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00b      	beq.n	8001586 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	f003 0308 	and.w	r3, r3, #8
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2208      	movs	r2, #8
 800157e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f8e2 	bl	800174a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d07b      	beq.n	8001688 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	2b00      	cmp	r3, #0
 8001598:	d072      	beq.n	8001680 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d008      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80015ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80015b6:	6a3b      	ldr	r3, [r7, #32]
 80015b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d008      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d008      	beq.n	80015ee <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80015e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d043      	beq.n	8001680 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d03e      	beq.n	8001680 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001608:	2b60      	cmp	r3, #96	@ 0x60
 800160a:	d02b      	beq.n	8001664 <HAL_CAN_IRQHandler+0x32a>
 800160c:	2b60      	cmp	r3, #96	@ 0x60
 800160e:	d82e      	bhi.n	800166e <HAL_CAN_IRQHandler+0x334>
 8001610:	2b50      	cmp	r3, #80	@ 0x50
 8001612:	d022      	beq.n	800165a <HAL_CAN_IRQHandler+0x320>
 8001614:	2b50      	cmp	r3, #80	@ 0x50
 8001616:	d82a      	bhi.n	800166e <HAL_CAN_IRQHandler+0x334>
 8001618:	2b40      	cmp	r3, #64	@ 0x40
 800161a:	d019      	beq.n	8001650 <HAL_CAN_IRQHandler+0x316>
 800161c:	2b40      	cmp	r3, #64	@ 0x40
 800161e:	d826      	bhi.n	800166e <HAL_CAN_IRQHandler+0x334>
 8001620:	2b30      	cmp	r3, #48	@ 0x30
 8001622:	d010      	beq.n	8001646 <HAL_CAN_IRQHandler+0x30c>
 8001624:	2b30      	cmp	r3, #48	@ 0x30
 8001626:	d822      	bhi.n	800166e <HAL_CAN_IRQHandler+0x334>
 8001628:	2b10      	cmp	r3, #16
 800162a:	d002      	beq.n	8001632 <HAL_CAN_IRQHandler+0x2f8>
 800162c:	2b20      	cmp	r3, #32
 800162e:	d005      	beq.n	800163c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001630:	e01d      	b.n	800166e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	f043 0308 	orr.w	r3, r3, #8
 8001638:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800163a:	e019      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800163c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163e:	f043 0310 	orr.w	r3, r3, #16
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001644:	e014      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001648:	f043 0320 	orr.w	r3, r3, #32
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800164e:	e00f      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001658:	e00a      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001662:	e005      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800166c:	e000      	b.n	8001670 <HAL_CAN_IRQHandler+0x336>
            break;
 800166e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	699a      	ldr	r2, [r3, #24]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800167e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2204      	movs	r2, #4
 8001686:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168a:	2b00      	cmp	r3, #0
 800168c:	d008      	beq.n	80016a0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	431a      	orrs	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7fe fe86 	bl	80003ac <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80016a0:	bf00      	nop
 80016a2:	3728      	adds	r7, #40	@ 0x28
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr

080016de <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr

08001726 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001778:	4013      	ands	r3, r2
 800177a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178e:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	60d3      	str	r3, [r2, #12]
}
 8001794:	bf00      	nop
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <__NVIC_GetPriorityGrouping+0x18>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	0a1b      	lsrs	r3, r3, #8
 80017ae:	f003 0307 	and.w	r3, r3, #7
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	db0b      	blt.n	80017ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 021f 	and.w	r2, r3, #31
 80017d8:	4906      	ldr	r1, [pc, #24]	@ (80017f4 <__NVIC_EnableIRQ+0x34>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	e000e100 	.word	0xe000e100

080017f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	6039      	str	r1, [r7, #0]
 8001802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001808:	2b00      	cmp	r3, #0
 800180a:	db0a      	blt.n	8001822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	490c      	ldr	r1, [pc, #48]	@ (8001844 <__NVIC_SetPriority+0x4c>)
 8001812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001816:	0112      	lsls	r2, r2, #4
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	440b      	add	r3, r1
 800181c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001820:	e00a      	b.n	8001838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4908      	ldr	r1, [pc, #32]	@ (8001848 <__NVIC_SetPriority+0x50>)
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	3b04      	subs	r3, #4
 8001830:	0112      	lsls	r2, r2, #4
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	440b      	add	r3, r1
 8001836:	761a      	strb	r2, [r3, #24]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000e100 	.word	0xe000e100
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800184c:	b480      	push	{r7}
 800184e:	b089      	sub	sp, #36	@ 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f1c3 0307 	rsb	r3, r3, #7
 8001866:	2b04      	cmp	r3, #4
 8001868:	bf28      	it	cs
 800186a:	2304      	movcs	r3, #4
 800186c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3304      	adds	r3, #4
 8001872:	2b06      	cmp	r3, #6
 8001874:	d902      	bls.n	800187c <NVIC_EncodePriority+0x30>
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	3b03      	subs	r3, #3
 800187a:	e000      	b.n	800187e <NVIC_EncodePriority+0x32>
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	f04f 32ff 	mov.w	r2, #4294967295
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43da      	mvns	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	401a      	ands	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001894:	f04f 31ff 	mov.w	r1, #4294967295
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	43d9      	mvns	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	4313      	orrs	r3, r2
         );
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3724      	adds	r7, #36	@ 0x24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr

080018b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018c0:	d301      	bcc.n	80018c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c2:	2301      	movs	r3, #1
 80018c4:	e00f      	b.n	80018e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c6:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <SysTick_Config+0x40>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ce:	210f      	movs	r1, #15
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295
 80018d4:	f7ff ff90 	bl	80017f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d8:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <SysTick_Config+0x40>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018de:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <SysTick_Config+0x40>)
 80018e0:	2207      	movs	r2, #7
 80018e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	e000e010 	.word	0xe000e010

080018f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ff2d 	bl	800175c <__NVIC_SetPriorityGrouping>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
 8001916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800191c:	f7ff ff42 	bl	80017a4 <__NVIC_GetPriorityGrouping>
 8001920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	68b9      	ldr	r1, [r7, #8]
 8001926:	6978      	ldr	r0, [r7, #20]
 8001928:	f7ff ff90 	bl	800184c <NVIC_EncodePriority>
 800192c:	4602      	mov	r2, r0
 800192e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001932:	4611      	mov	r1, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff ff5f 	bl	80017f8 <__NVIC_SetPriority>
}
 800193a:	bf00      	nop
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	4603      	mov	r3, r0
 800194a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff35 	bl	80017c0 <__NVIC_EnableIRQ>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ffa2 	bl	80018b0 <SysTick_Config>
 800196c:	4603      	mov	r3, r0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001976:	b480      	push	{r7}
 8001978:	b085      	sub	sp, #20
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d008      	beq.n	80019a0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2204      	movs	r2, #4
 8001992:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e020      	b.n	80019e2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 020e 	bic.w	r2, r2, #14
 80019ae:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 0201 	bic.w	r2, r2, #1
 80019be:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c8:	2101      	movs	r1, #1
 80019ca:	fa01 f202 	lsl.w	r2, r1, r2
 80019ce:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d005      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2204      	movs	r2, #4
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	e051      	b.n	8001ab4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 020e 	bic.w	r2, r2, #14
 8001a1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0201 	bic.w	r2, r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a22      	ldr	r2, [pc, #136]	@ (8001ac0 <HAL_DMA_Abort_IT+0xd4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d029      	beq.n	8001a8e <HAL_DMA_Abort_IT+0xa2>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a21      	ldr	r2, [pc, #132]	@ (8001ac4 <HAL_DMA_Abort_IT+0xd8>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d022      	beq.n	8001a8a <HAL_DMA_Abort_IT+0x9e>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac8 <HAL_DMA_Abort_IT+0xdc>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d01a      	beq.n	8001a84 <HAL_DMA_Abort_IT+0x98>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a1e      	ldr	r2, [pc, #120]	@ (8001acc <HAL_DMA_Abort_IT+0xe0>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d012      	beq.n	8001a7e <HAL_DMA_Abort_IT+0x92>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad0 <HAL_DMA_Abort_IT+0xe4>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d00a      	beq.n	8001a78 <HAL_DMA_Abort_IT+0x8c>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad4 <HAL_DMA_Abort_IT+0xe8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d102      	bne.n	8001a72 <HAL_DMA_Abort_IT+0x86>
 8001a6c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a70:	e00e      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a76:	e00b      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a7c:	e008      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a82:	e005      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a88:	e002      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a8a:	2310      	movs	r3, #16
 8001a8c:	e000      	b.n	8001a90 <HAL_DMA_Abort_IT+0xa4>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	4a11      	ldr	r2, [pc, #68]	@ (8001ad8 <HAL_DMA_Abort_IT+0xec>)
 8001a92:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	4798      	blx	r3
    } 
  }
  return status;
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40020008 	.word	0x40020008
 8001ac4:	4002001c 	.word	0x4002001c
 8001ac8:	40020030 	.word	0x40020030
 8001acc:	40020044 	.word	0x40020044
 8001ad0:	40020058 	.word	0x40020058
 8001ad4:	4002006c 	.word	0x4002006c
 8001ad8:	40020000 	.word	0x40020000

08001adc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b08b      	sub	sp, #44	@ 0x2c
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aea:	2300      	movs	r3, #0
 8001aec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aee:	e169      	b.n	8001dc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001af0:	2201      	movs	r2, #1
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	69fa      	ldr	r2, [r7, #28]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	f040 8158 	bne.w	8001dbe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	4a9a      	ldr	r2, [pc, #616]	@ (8001d7c <HAL_GPIO_Init+0x2a0>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d05e      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b18:	4a98      	ldr	r2, [pc, #608]	@ (8001d7c <HAL_GPIO_Init+0x2a0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d875      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b1e:	4a98      	ldr	r2, [pc, #608]	@ (8001d80 <HAL_GPIO_Init+0x2a4>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d058      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b24:	4a96      	ldr	r2, [pc, #600]	@ (8001d80 <HAL_GPIO_Init+0x2a4>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d86f      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b2a:	4a96      	ldr	r2, [pc, #600]	@ (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d052      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b30:	4a94      	ldr	r2, [pc, #592]	@ (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d869      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b36:	4a94      	ldr	r2, [pc, #592]	@ (8001d88 <HAL_GPIO_Init+0x2ac>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d04c      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b3c:	4a92      	ldr	r2, [pc, #584]	@ (8001d88 <HAL_GPIO_Init+0x2ac>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d863      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b42:	4a92      	ldr	r2, [pc, #584]	@ (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d046      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b48:	4a90      	ldr	r2, [pc, #576]	@ (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d85d      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b4e:	2b12      	cmp	r3, #18
 8001b50:	d82a      	bhi.n	8001ba8 <HAL_GPIO_Init+0xcc>
 8001b52:	2b12      	cmp	r3, #18
 8001b54:	d859      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b56:	a201      	add	r2, pc, #4	@ (adr r2, 8001b5c <HAL_GPIO_Init+0x80>)
 8001b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b5c:	08001bd7 	.word	0x08001bd7
 8001b60:	08001bb1 	.word	0x08001bb1
 8001b64:	08001bc3 	.word	0x08001bc3
 8001b68:	08001c05 	.word	0x08001c05
 8001b6c:	08001c0b 	.word	0x08001c0b
 8001b70:	08001c0b 	.word	0x08001c0b
 8001b74:	08001c0b 	.word	0x08001c0b
 8001b78:	08001c0b 	.word	0x08001c0b
 8001b7c:	08001c0b 	.word	0x08001c0b
 8001b80:	08001c0b 	.word	0x08001c0b
 8001b84:	08001c0b 	.word	0x08001c0b
 8001b88:	08001c0b 	.word	0x08001c0b
 8001b8c:	08001c0b 	.word	0x08001c0b
 8001b90:	08001c0b 	.word	0x08001c0b
 8001b94:	08001c0b 	.word	0x08001c0b
 8001b98:	08001c0b 	.word	0x08001c0b
 8001b9c:	08001c0b 	.word	0x08001c0b
 8001ba0:	08001bb9 	.word	0x08001bb9
 8001ba4:	08001bcd 	.word	0x08001bcd
 8001ba8:	4a79      	ldr	r2, [pc, #484]	@ (8001d90 <HAL_GPIO_Init+0x2b4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bae:	e02c      	b.n	8001c0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	623b      	str	r3, [r7, #32]
          break;
 8001bb6:	e029      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	623b      	str	r3, [r7, #32]
          break;
 8001bc0:	e024      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	3308      	adds	r3, #8
 8001bc8:	623b      	str	r3, [r7, #32]
          break;
 8001bca:	e01f      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	330c      	adds	r3, #12
 8001bd2:	623b      	str	r3, [r7, #32]
          break;
 8001bd4:	e01a      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d102      	bne.n	8001be4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bde:	2304      	movs	r3, #4
 8001be0:	623b      	str	r3, [r7, #32]
          break;
 8001be2:	e013      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d105      	bne.n	8001bf8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bec:	2308      	movs	r3, #8
 8001bee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69fa      	ldr	r2, [r7, #28]
 8001bf4:	611a      	str	r2, [r3, #16]
          break;
 8001bf6:	e009      	b.n	8001c0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf8:	2308      	movs	r3, #8
 8001bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	615a      	str	r2, [r3, #20]
          break;
 8001c02:	e003      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c04:	2300      	movs	r3, #0
 8001c06:	623b      	str	r3, [r7, #32]
          break;
 8001c08:	e000      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          break;
 8001c0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	2bff      	cmp	r3, #255	@ 0xff
 8001c10:	d801      	bhi.n	8001c16 <HAL_GPIO_Init+0x13a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	e001      	b.n	8001c1a <HAL_GPIO_Init+0x13e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2bff      	cmp	r3, #255	@ 0xff
 8001c20:	d802      	bhi.n	8001c28 <HAL_GPIO_Init+0x14c>
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	e002      	b.n	8001c2e <HAL_GPIO_Init+0x152>
 8001c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2a:	3b08      	subs	r3, #8
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	210f      	movs	r1, #15
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	401a      	ands	r2, r3
 8001c40:	6a39      	ldr	r1, [r7, #32]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 80b1 	beq.w	8001dbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d94 <HAL_GPIO_Init+0x2b8>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a4c      	ldr	r2, [pc, #304]	@ (8001d94 <HAL_GPIO_Init+0x2b8>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b4a      	ldr	r3, [pc, #296]	@ (8001d94 <HAL_GPIO_Init+0x2b8>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c74:	4a48      	ldr	r2, [pc, #288]	@ (8001d98 <HAL_GPIO_Init+0x2bc>)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	3302      	adds	r3, #2
 8001c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	220f      	movs	r2, #15
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a40      	ldr	r2, [pc, #256]	@ (8001d9c <HAL_GPIO_Init+0x2c0>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d013      	beq.n	8001cc8 <HAL_GPIO_Init+0x1ec>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8001da0 <HAL_GPIO_Init+0x2c4>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d00d      	beq.n	8001cc4 <HAL_GPIO_Init+0x1e8>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a3e      	ldr	r2, [pc, #248]	@ (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d007      	beq.n	8001cc0 <HAL_GPIO_Init+0x1e4>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8001da8 <HAL_GPIO_Init+0x2cc>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d101      	bne.n	8001cbc <HAL_GPIO_Init+0x1e0>
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e006      	b.n	8001cca <HAL_GPIO_Init+0x1ee>
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	e004      	b.n	8001cca <HAL_GPIO_Init+0x1ee>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	e002      	b.n	8001cca <HAL_GPIO_Init+0x1ee>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_GPIO_Init+0x1ee>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ccc:	f002 0203 	and.w	r2, r2, #3
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	4093      	lsls	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cda:	492f      	ldr	r1, [pc, #188]	@ (8001d98 <HAL_GPIO_Init+0x2bc>)
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cde:	089b      	lsrs	r3, r3, #2
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d006      	beq.n	8001d02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	492c      	ldr	r1, [pc, #176]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	608b      	str	r3, [r1, #8]
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d02:	4b2a      	ldr	r3, [pc, #168]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	4928      	ldr	r1, [pc, #160]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d1c:	4b23      	ldr	r3, [pc, #140]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	4922      	ldr	r1, [pc, #136]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	60cb      	str	r3, [r1, #12]
 8001d28:	e006      	b.n	8001d38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d2a:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	491e      	ldr	r1, [pc, #120]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d006      	beq.n	8001d52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d44:	4b19      	ldr	r3, [pc, #100]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	4918      	ldr	r1, [pc, #96]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
 8001d50:	e006      	b.n	8001d60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d52:	4b16      	ldr	r3, [pc, #88]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4914      	ldr	r1, [pc, #80]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d021      	beq.n	8001db0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	490e      	ldr	r1, [pc, #56]	@ (8001dac <HAL_GPIO_Init+0x2d0>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	600b      	str	r3, [r1, #0]
 8001d78:	e021      	b.n	8001dbe <HAL_GPIO_Init+0x2e2>
 8001d7a:	bf00      	nop
 8001d7c:	10320000 	.word	0x10320000
 8001d80:	10310000 	.word	0x10310000
 8001d84:	10220000 	.word	0x10220000
 8001d88:	10210000 	.word	0x10210000
 8001d8c:	10120000 	.word	0x10120000
 8001d90:	10110000 	.word	0x10110000
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	40010800 	.word	0x40010800
 8001da0:	40010c00 	.word	0x40010c00
 8001da4:	40011000 	.word	0x40011000
 8001da8:	40011400 	.word	0x40011400
 8001dac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001db0:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <HAL_GPIO_Init+0x304>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	4909      	ldr	r1, [pc, #36]	@ (8001de0 <HAL_GPIO_Init+0x304>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dca:	fa22 f303 	lsr.w	r3, r2, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f47f ae8e 	bne.w	8001af0 <HAL_GPIO_Init+0x14>
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	372c      	adds	r7, #44	@ 0x2c
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	40010400 	.word	0x40010400

08001de4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	041a      	lsls	r2, r3, #16
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43d9      	mvns	r1, r3
 8001e02:	887b      	ldrh	r3, [r7, #2]
 8001e04:	400b      	ands	r3, r1
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	611a      	str	r2, [r3, #16]
}
 8001e0c:	bf00      	nop
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
	...

08001e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e272      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8087 	beq.w	8001f46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e38:	4b92      	ldr	r3, [pc, #584]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 030c 	and.w	r3, r3, #12
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d00c      	beq.n	8001e5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e44:	4b8f      	ldr	r3, [pc, #572]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d112      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
 8001e50:	4b8c      	ldr	r3, [pc, #560]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e5c:	d10b      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5e:	4b89      	ldr	r3, [pc, #548]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d06c      	beq.n	8001f44 <HAL_RCC_OscConfig+0x12c>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d168      	bne.n	8001f44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e24c      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e7e:	d106      	bne.n	8001e8e <HAL_RCC_OscConfig+0x76>
 8001e80:	4b80      	ldr	r3, [pc, #512]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a7f      	ldr	r2, [pc, #508]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	e02e      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x98>
 8001e96:	4b7b      	ldr	r3, [pc, #492]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7a      	ldr	r2, [pc, #488]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b78      	ldr	r3, [pc, #480]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a77      	ldr	r2, [pc, #476]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e01d      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0xbc>
 8001eba:	4b72      	ldr	r3, [pc, #456]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a71      	ldr	r2, [pc, #452]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	4b6f      	ldr	r3, [pc, #444]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a6e      	ldr	r2, [pc, #440]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001ed4:	4b6b      	ldr	r3, [pc, #428]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b68      	ldr	r3, [pc, #416]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a67      	ldr	r2, [pc, #412]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d013      	beq.n	8001f1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7fe fdd6 	bl	8000aa4 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efc:	f7fe fdd2 	bl	8000aa4 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	@ 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e200      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0xe4>
 8001f1a:	e014      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7fe fdc2 	bl	8000aa4 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f24:	f7fe fdbe 	bl	8000aa4 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	@ 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e1ec      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	4b53      	ldr	r3, [pc, #332]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x10c>
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d063      	beq.n	800201a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f52:	4b4c      	ldr	r3, [pc, #304]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f5e:	4b49      	ldr	r3, [pc, #292]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 030c 	and.w	r3, r3, #12
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d11c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
 8001f6a:	4b46      	ldr	r3, [pc, #280]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	4b43      	ldr	r3, [pc, #268]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e1c0      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	4939      	ldr	r1, [pc, #228]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	e03a      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d020      	beq.n	8001fee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fac:	4b36      	ldr	r3, [pc, #216]	@ (8002088 <HAL_RCC_OscConfig+0x270>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7fe fd77 	bl	8000aa4 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fba:	f7fe fd73 	bl	8000aa4 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e1a1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695b      	ldr	r3, [r3, #20]
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4927      	ldr	r1, [pc, #156]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
 8001fec:	e015      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fee:	4b26      	ldr	r3, [pc, #152]	@ (8002088 <HAL_RCC_OscConfig+0x270>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7fe fd56 	bl	8000aa4 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7fe fd52 	bl	8000aa4 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e180      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800200e:	4b1d      	ldr	r3, [pc, #116]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b00      	cmp	r3, #0
 8002024:	d03a      	beq.n	800209c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d019      	beq.n	8002062 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202e:	4b17      	ldr	r3, [pc, #92]	@ (800208c <HAL_RCC_OscConfig+0x274>)
 8002030:	2201      	movs	r2, #1
 8002032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002034:	f7fe fd36 	bl	8000aa4 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203c:	f7fe fd32 	bl	8000aa4 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e160      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800205a:	2001      	movs	r0, #1
 800205c:	f000 face 	bl	80025fc <RCC_Delay>
 8002060:	e01c      	b.n	800209c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002062:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <HAL_RCC_OscConfig+0x274>)
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002068:	f7fe fd1c 	bl	8000aa4 <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206e:	e00f      	b.n	8002090 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002070:	f7fe fd18 	bl	8000aa4 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d908      	bls.n	8002090 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e146      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	42420000 	.word	0x42420000
 800208c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e9      	bne.n	8002070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a6 	beq.w	80021f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b8b      	ldr	r3, [pc, #556]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10d      	bne.n	80020d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b88      	ldr	r3, [pc, #544]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4a87      	ldr	r2, [pc, #540]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c4:	61d3      	str	r3, [r2, #28]
 80020c6:	4b85      	ldr	r3, [pc, #532]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d2:	2301      	movs	r3, #1
 80020d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d6:	4b82      	ldr	r3, [pc, #520]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d118      	bne.n	8002114 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e2:	4b7f      	ldr	r3, [pc, #508]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a7e      	ldr	r2, [pc, #504]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ee:	f7fe fcd9 	bl	8000aa4 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f6:	f7fe fcd5 	bl	8000aa4 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b64      	cmp	r3, #100	@ 0x64
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e103      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	4b75      	ldr	r3, [pc, #468]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d106      	bne.n	800212a <HAL_RCC_OscConfig+0x312>
 800211c:	4b6f      	ldr	r3, [pc, #444]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	4a6e      	ldr	r2, [pc, #440]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6213      	str	r3, [r2, #32]
 8002128:	e02d      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10c      	bne.n	800214c <HAL_RCC_OscConfig+0x334>
 8002132:	4b6a      	ldr	r3, [pc, #424]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	4a69      	ldr	r2, [pc, #420]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6213      	str	r3, [r2, #32]
 800213e:	4b67      	ldr	r3, [pc, #412]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4a66      	ldr	r2, [pc, #408]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002144:	f023 0304 	bic.w	r3, r3, #4
 8002148:	6213      	str	r3, [r2, #32]
 800214a:	e01c      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2b05      	cmp	r3, #5
 8002152:	d10c      	bne.n	800216e <HAL_RCC_OscConfig+0x356>
 8002154:	4b61      	ldr	r3, [pc, #388]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a60      	ldr	r2, [pc, #384]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	6213      	str	r3, [r2, #32]
 8002160:	4b5e      	ldr	r3, [pc, #376]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4a5d      	ldr	r2, [pc, #372]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6213      	str	r3, [r2, #32]
 800216c:	e00b      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800216e:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	4a5a      	ldr	r2, [pc, #360]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002174:	f023 0301 	bic.w	r3, r3, #1
 8002178:	6213      	str	r3, [r2, #32]
 800217a:	4b58      	ldr	r3, [pc, #352]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4a57      	ldr	r2, [pc, #348]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002180:	f023 0304 	bic.w	r3, r3, #4
 8002184:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d015      	beq.n	80021ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218e:	f7fe fc89 	bl	8000aa4 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002194:	e00a      	b.n	80021ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7fe fc85 	bl	8000aa4 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0b1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ac:	4b4b      	ldr	r3, [pc, #300]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ee      	beq.n	8002196 <HAL_RCC_OscConfig+0x37e>
 80021b8:	e014      	b.n	80021e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7fe fc73 	bl	8000aa4 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe fc6f 	bl	8000aa4 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e09b      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d8:	4b40      	ldr	r3, [pc, #256]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1ee      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021e4:	7dfb      	ldrb	r3, [r7, #23]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d105      	bne.n	80021f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ea:	4b3c      	ldr	r3, [pc, #240]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	4a3b      	ldr	r2, [pc, #236]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8087 	beq.w	800230e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002200:	4b36      	ldr	r3, [pc, #216]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b08      	cmp	r3, #8
 800220a:	d061      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d146      	bne.n	80022a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002214:	4b33      	ldr	r3, [pc, #204]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7fe fc43 	bl	8000aa4 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7fe fc3f 	bl	8000aa4 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e06d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f0      	bne.n	8002222 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002248:	d108      	bne.n	800225c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800224a:	4b24      	ldr	r3, [pc, #144]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4921      	ldr	r1, [pc, #132]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002258:	4313      	orrs	r3, r2
 800225a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225c:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a19      	ldr	r1, [r3, #32]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	430b      	orrs	r3, r1
 800226e:	491b      	ldr	r1, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002276:	2201      	movs	r2, #1
 8002278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227a:	f7fe fc13 	bl	8000aa4 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002282:	f7fe fc0f 	bl	8000aa4 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e03d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002294:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x46a>
 80022a0:	e035      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a2:	4b10      	ldr	r3, [pc, #64]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7fe fbfc 	bl	8000aa4 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b0:	f7fe fbf8 	bl	8000aa4 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e026      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c2:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x498>
 80022ce:	e01e      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e019      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
 80022e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002318 <HAL_RCC_OscConfig+0x500>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d106      	bne.n	800230a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000

0800231c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0d0      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b6a      	ldr	r3, [pc, #424]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d910      	bls.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b67      	ldr	r3, [pc, #412]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0207 	bic.w	r2, r3, #7
 8002346:	4965      	ldr	r1, [pc, #404]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b63      	ldr	r3, [pc, #396]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0b8      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002378:	4b59      	ldr	r3, [pc, #356]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a58      	ldr	r2, [pc, #352]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002390:	4b53      	ldr	r3, [pc, #332]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	4a52      	ldr	r2, [pc, #328]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800239a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b50      	ldr	r3, [pc, #320]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	494d      	ldr	r1, [pc, #308]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d040      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b47      	ldr	r3, [pc, #284]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d115      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e07f      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b41      	ldr	r3, [pc, #260]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e073      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3d      	ldr	r3, [pc, #244]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06b      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b39      	ldr	r3, [pc, #228]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4936      	ldr	r1, [pc, #216]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7fe fb4a 	bl	8000aa4 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7fe fb46 	bl	8000aa4 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e053      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2d      	ldr	r3, [pc, #180]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b27      	ldr	r3, [pc, #156]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d210      	bcs.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b24      	ldr	r3, [pc, #144]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 0207 	bic.w	r2, r3, #7
 8002452:	4922      	ldr	r1, [pc, #136]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	4313      	orrs	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e032      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d008      	beq.n	800248a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002478:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4916      	ldr	r1, [pc, #88]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002496:	4b12      	ldr	r3, [pc, #72]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	490e      	ldr	r1, [pc, #56]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024aa:	f000 f821 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 80024ae:	4602      	mov	r2, r0
 80024b0:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	490a      	ldr	r1, [pc, #40]	@ (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	5ccb      	ldrb	r3, [r1, r3]
 80024be:	fa22 f303 	lsr.w	r3, r2, r3
 80024c2:	4a09      	ldr	r2, [pc, #36]	@ (80024e8 <HAL_RCC_ClockConfig+0x1cc>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024c6:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <HAL_RCC_ClockConfig+0x1d0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe faa8 	bl	8000a20 <HAL_InitTick>

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40021000 	.word	0x40021000
 80024e4:	08004060 	.word	0x08004060
 80024e8:	20000000 	.word	0x20000000
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800250a:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <HAL_RCC_GetSysClockFreq+0x94>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d002      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x30>
 800251a:	2b08      	cmp	r3, #8
 800251c:	d003      	beq.n	8002526 <HAL_RCC_GetSysClockFreq+0x36>
 800251e:	e027      	b.n	8002570 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002522:	613b      	str	r3, [r7, #16]
      break;
 8002524:	e027      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	0c9b      	lsrs	r3, r3, #18
 800252a:	f003 030f 	and.w	r3, r3, #15
 800252e:	4a17      	ldr	r2, [pc, #92]	@ (800258c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002530:	5cd3      	ldrb	r3, [r2, r3]
 8002532:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d010      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800253e:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <HAL_RCC_GetSysClockFreq+0x94>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	0c5b      	lsrs	r3, r3, #17
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	4a11      	ldr	r2, [pc, #68]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xa0>)
 800254a:	5cd3      	ldrb	r3, [r2, r3]
 800254c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002552:	fb03 f202 	mul.w	r2, r3, r2
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e004      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a0c      	ldr	r2, [pc, #48]	@ (8002594 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002564:	fb02 f303 	mul.w	r3, r2, r3
 8002568:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	613b      	str	r3, [r7, #16]
      break;
 800256e:	e002      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	613b      	str	r3, [r7, #16]
      break;
 8002574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002576:	693b      	ldr	r3, [r7, #16]
}
 8002578:	4618      	mov	r0, r3
 800257a:	371c      	adds	r7, #28
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000
 8002588:	007a1200 	.word	0x007a1200
 800258c:	08004078 	.word	0x08004078
 8002590:	08004088 	.word	0x08004088
 8002594:	003d0900 	.word	0x003d0900

08002598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800259c:	4b02      	ldr	r3, [pc, #8]	@ (80025a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800259e:	681b      	ldr	r3, [r3, #0]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr
 80025a8:	20000000 	.word	0x20000000

080025ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025b0:	f7ff fff2 	bl	8002598 <HAL_RCC_GetHCLKFreq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	0a1b      	lsrs	r3, r3, #8
 80025bc:	f003 0307 	and.w	r3, r3, #7
 80025c0:	4903      	ldr	r1, [pc, #12]	@ (80025d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025c2:	5ccb      	ldrb	r3, [r1, r3]
 80025c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40021000 	.word	0x40021000
 80025d0:	08004070 	.word	0x08004070

080025d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025d8:	f7ff ffde 	bl	8002598 <HAL_RCC_GetHCLKFreq>
 80025dc:	4602      	mov	r2, r0
 80025de:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	0adb      	lsrs	r3, r3, #11
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	4903      	ldr	r1, [pc, #12]	@ (80025f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ea:	5ccb      	ldrb	r3, [r1, r3]
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40021000 	.word	0x40021000
 80025f8:	08004070 	.word	0x08004070

080025fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002604:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <RCC_Delay+0x34>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <RCC_Delay+0x38>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0a5b      	lsrs	r3, r3, #9
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	fb02 f303 	mul.w	r3, r2, r3
 8002616:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002618:	bf00      	nop
  }
  while (Delay --);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	1e5a      	subs	r2, r3, #1
 800261e:	60fa      	str	r2, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1f9      	bne.n	8002618 <RCC_Delay+0x1c>
}
 8002624:	bf00      	nop
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	20000000 	.word	0x20000000
 8002634:	10624dd3 	.word	0x10624dd3

08002638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e041      	b.n	80026ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fe f850 	bl	8000704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3304      	adds	r3, #4
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f000 f994 	bl	80029a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d001      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e03a      	b.n	8002766 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 0201 	orr.w	r2, r2, #1
 8002706:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a18      	ldr	r2, [pc, #96]	@ (8002770 <HAL_TIM_Base_Start_IT+0x98>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d00e      	beq.n	8002730 <HAL_TIM_Base_Start_IT+0x58>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800271a:	d009      	beq.n	8002730 <HAL_TIM_Base_Start_IT+0x58>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a14      	ldr	r2, [pc, #80]	@ (8002774 <HAL_TIM_Base_Start_IT+0x9c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d004      	beq.n	8002730 <HAL_TIM_Base_Start_IT+0x58>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a13      	ldr	r2, [pc, #76]	@ (8002778 <HAL_TIM_Base_Start_IT+0xa0>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d111      	bne.n	8002754 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b06      	cmp	r3, #6
 8002740:	d010      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 0201 	orr.w	r2, r2, #1
 8002750:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002752:	e007      	b.n	8002764 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr
 8002770:	40012c00 	.word	0x40012c00
 8002774:	40000400 	.word	0x40000400
 8002778:	40000800 	.word	0x40000800

0800277c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d020      	beq.n	80027e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01b      	beq.n	80027e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0202 	mvn.w	r2, #2
 80027b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f8d1 	bl	800296e <HAL_TIM_IC_CaptureCallback>
 80027cc:	e005      	b.n	80027da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f8c4 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f000 f8d3 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d020      	beq.n	800282c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d01b      	beq.n	800282c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0204 	mvn.w	r2, #4
 80027fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2202      	movs	r2, #2
 8002802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f8ab 	bl	800296e <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f89e 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f8ad 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d020      	beq.n	8002878 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01b      	beq.n	8002878 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 0208 	mvn.w	r2, #8
 8002848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2204      	movs	r2, #4
 800284e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f885 	bl	800296e <HAL_TIM_IC_CaptureCallback>
 8002864:	e005      	b.n	8002872 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f878 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f887 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	d020      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01b      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f06f 0210 	mvn.w	r2, #16
 8002894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2208      	movs	r2, #8
 800289a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f85f 	bl	800296e <HAL_TIM_IC_CaptureCallback>
 80028b0:	e005      	b.n	80028be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f852 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f861 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00c      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0201 	mvn.w	r2, #1
 80028e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fd fd86 	bl	80003f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00c      	beq.n	800290c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d007      	beq.n	800290c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f8c3 	bl	8002a92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00c      	beq.n	8002930 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291c:	2b00      	cmp	r3, #0
 800291e:	d007      	beq.n	8002930 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f831 	bl	8002992 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00c      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0220 	mvn.w	r2, #32
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f896 	bl	8002a80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002954:	bf00      	nop
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr

08002992 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002a74 <TIM_Base_SetConfig+0xd0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d00b      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029c2:	d007      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002a78 <TIM_Base_SetConfig+0xd4>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d003      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a2b      	ldr	r2, [pc, #172]	@ (8002a7c <TIM_Base_SetConfig+0xd8>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d108      	bne.n	80029e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a22      	ldr	r2, [pc, #136]	@ (8002a74 <TIM_Base_SetConfig+0xd0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00b      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029f4:	d007      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a78 <TIM_Base_SetConfig+0xd4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d003      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a1e      	ldr	r2, [pc, #120]	@ (8002a7c <TIM_Base_SetConfig+0xd8>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d108      	bne.n	8002a18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a74 <TIM_Base_SetConfig+0xd0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d103      	bne.n	8002a4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	f023 0201 	bic.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	611a      	str	r2, [r3, #16]
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr
 8002a74:	40012c00 	.word	0x40012c00
 8002a78:	40000400 	.word	0x40000400
 8002a7c:	40000800 	.word	0x40000800

08002a80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr

08002a92 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e042      	b.n	8002b3c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d106      	bne.n	8002ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fd fdca 	bl	8000664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2224      	movs	r2, #36	@ 0x24
 8002ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fd63 	bl	80035b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695a      	ldr	r2, [r3, #20]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	@ 0x28
 8002b48:	af02      	add	r7, sp, #8
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	603b      	str	r3, [r7, #0]
 8002b50:	4613      	mov	r3, r2
 8002b52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	d175      	bne.n	8002c50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_UART_Transmit+0x2c>
 8002b6a:	88fb      	ldrh	r3, [r7, #6]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e06e      	b.n	8002c52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2221      	movs	r2, #33	@ 0x21
 8002b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b82:	f7fd ff8f 	bl	8000aa4 <HAL_GetTick>
 8002b86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	88fa      	ldrh	r2, [r7, #6]
 8002b8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	88fa      	ldrh	r2, [r7, #6]
 8002b92:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b9c:	d108      	bne.n	8002bb0 <HAL_UART_Transmit+0x6c>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d104      	bne.n	8002bb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	61bb      	str	r3, [r7, #24]
 8002bae:	e003      	b.n	8002bb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bb8:	e02e      	b.n	8002c18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2180      	movs	r1, #128	@ 0x80
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f000 fb01 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d005      	beq.n	8002bdc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e03a      	b.n	8002c52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10b      	bne.n	8002bfa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	881b      	ldrh	r3, [r3, #0]
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	3302      	adds	r3, #2
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	e007      	b.n	8002c0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	781a      	ldrb	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	3301      	adds	r3, #1
 8002c08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	3b01      	subs	r3, #1
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1cb      	bne.n	8002bba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2140      	movs	r1, #64	@ 0x40
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 facd 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d005      	beq.n	8002c44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e006      	b.n	8002c52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2220      	movs	r2, #32
 8002c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e000      	b.n	8002c52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c50:	2302      	movs	r3, #2
  }
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3720      	adds	r7, #32
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002c9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10f      	bne.n	8002cc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d009      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x66>
 8002cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fbbc 	bl	8003438 <UART_Receive_IT>
      return;
 8002cc0:	e25b      	b.n	800317a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002cc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 80de 	beq.w	8002e88 <HAL_UART_IRQHandler+0x22c>
 8002ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d106      	bne.n	8002ce6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cdc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80d1 	beq.w	8002e88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00b      	beq.n	8002d0a <HAL_UART_IRQHandler+0xae>
 8002cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d005      	beq.n	8002d0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_UART_IRQHandler+0xd2>
 8002d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	f043 0202 	orr.w	r2, r3, #2
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_UART_IRQHandler+0xf6>
 8002d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4a:	f043 0204 	orr.w	r2, r3, #4
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d011      	beq.n	8002d82 <HAL_UART_IRQHandler+0x126>
 8002d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d105      	bne.n	8002d76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	f043 0208 	orr.w	r2, r3, #8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 81f2 	beq.w	8003170 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d90:	f003 0320 	and.w	r3, r3, #32
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d008      	beq.n	8002daa <HAL_UART_IRQHandler+0x14e>
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d9c:	f003 0320 	and.w	r3, r3, #32
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 fb47 	bl	8003438 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf14      	ite	ne
 8002db8:	2301      	movne	r3, #1
 8002dba:	2300      	moveq	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d103      	bne.n	8002dd6 <HAL_UART_IRQHandler+0x17a>
 8002dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d04f      	beq.n	8002e76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 fa51 	bl	800327e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d041      	beq.n	8002e6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3314      	adds	r3, #20
 8002df0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002df8:	e853 3f00 	ldrex	r3, [r3]
 8002dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3314      	adds	r3, #20
 8002e12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e26:	e841 2300 	strex	r3, r2, [r1]
 8002e2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1d9      	bne.n	8002dea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d013      	beq.n	8002e66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e42:	4a7e      	ldr	r2, [pc, #504]	@ (800303c <HAL_UART_IRQHandler+0x3e0>)
 8002e44:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe fdce 	bl	80019ec <HAL_DMA_Abort_IT>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d016      	beq.n	8002e84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e60:	4610      	mov	r0, r2
 8002e62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e64:	e00e      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f99c 	bl	80031a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e6c:	e00a      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f998 	bl	80031a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e74:	e006      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f994 	bl	80031a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002e82:	e175      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e84:	bf00      	nop
    return;
 8002e86:	e173      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	f040 814f 	bne.w	8003130 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e96:	f003 0310 	and.w	r3, r3, #16
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8148 	beq.w	8003130 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8141 	beq.w	8003130 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80b6 	beq.w	8003040 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ee0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 8145 	beq.w	8003174 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002eee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	f080 813e 	bcs.w	8003174 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002efe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	f000 8088 	beq.w	800301c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	330c      	adds	r3, #12
 8002f12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f1a:	e853 3f00 	ldrex	r3, [r3]
 8002f1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f38:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f40:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f48:	e841 2300 	strex	r3, r2, [r1]
 8002f4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1d9      	bne.n	8002f0c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	3314      	adds	r3, #20
 8002f5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f62:	e853 3f00 	ldrex	r3, [r3]
 8002f66:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f6a:	f023 0301 	bic.w	r3, r3, #1
 8002f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3314      	adds	r3, #20
 8002f78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f7c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f80:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f82:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f84:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f88:	e841 2300 	strex	r3, r2, [r1]
 8002f8c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1e1      	bne.n	8002f58 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	3314      	adds	r3, #20
 8002f9a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f9e:	e853 3f00 	ldrex	r3, [r3]
 8002fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002fa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002faa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	3314      	adds	r3, #20
 8002fb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002fb8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002fbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002fc0:	e841 2300 	strex	r3, r2, [r1]
 8002fc4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002fc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1e3      	bne.n	8002f94 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	330c      	adds	r3, #12
 8002fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fe4:	e853 3f00 	ldrex	r3, [r3]
 8002fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002fea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fec:	f023 0310 	bic.w	r3, r3, #16
 8002ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	330c      	adds	r3, #12
 8002ffa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ffe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003000:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003002:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003006:	e841 2300 	strex	r3, r2, [r1]
 800300a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800300c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1e3      	bne.n	8002fda <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003016:	4618      	mov	r0, r3
 8003018:	f7fe fcad 	bl	8001976 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800302a:	b29b      	uxth	r3, r3
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	b29b      	uxth	r3, r3
 8003030:	4619      	mov	r1, r3
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f8bf 	bl	80031b6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003038:	e09c      	b.n	8003174 <HAL_UART_IRQHandler+0x518>
 800303a:	bf00      	nop
 800303c:	08003343 	.word	0x08003343
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003048:	b29b      	uxth	r3, r3
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003054:	b29b      	uxth	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 808e 	beq.w	8003178 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800305c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 8089 	beq.w	8003178 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	330c      	adds	r3, #12
 800306c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800307c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	330c      	adds	r3, #12
 8003086:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800308a:	647a      	str	r2, [r7, #68]	@ 0x44
 800308c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003092:	e841 2300 	strex	r3, r2, [r1]
 8003096:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1e3      	bne.n	8003066 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	3314      	adds	r3, #20
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	e853 3f00 	ldrex	r3, [r3]
 80030ac:	623b      	str	r3, [r7, #32]
   return(result);
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	f023 0301 	bic.w	r3, r3, #1
 80030b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	3314      	adds	r3, #20
 80030be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80030c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80030c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030ca:	e841 2300 	strex	r3, r2, [r1]
 80030ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1e3      	bne.n	800309e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	330c      	adds	r3, #12
 80030ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	e853 3f00 	ldrex	r3, [r3]
 80030f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 0310 	bic.w	r3, r3, #16
 80030fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	330c      	adds	r3, #12
 8003104:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003108:	61fa      	str	r2, [r7, #28]
 800310a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310c:	69b9      	ldr	r1, [r7, #24]
 800310e:	69fa      	ldr	r2, [r7, #28]
 8003110:	e841 2300 	strex	r3, r2, [r1]
 8003114:	617b      	str	r3, [r7, #20]
   return(result);
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e3      	bne.n	80030e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003122:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003126:	4619      	mov	r1, r3
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f000 f844 	bl	80031b6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800312e:	e023      	b.n	8003178 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003138:	2b00      	cmp	r3, #0
 800313a:	d009      	beq.n	8003150 <HAL_UART_IRQHandler+0x4f4>
 800313c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f90e 	bl	800336a <UART_Transmit_IT>
    return;
 800314e:	e014      	b.n	800317a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00e      	beq.n	800317a <HAL_UART_IRQHandler+0x51e>
 800315c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003164:	2b00      	cmp	r3, #0
 8003166:	d008      	beq.n	800317a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f94d 	bl	8003408 <UART_EndTransmit_IT>
    return;
 800316e:	e004      	b.n	800317a <HAL_UART_IRQHandler+0x51e>
    return;
 8003170:	bf00      	nop
 8003172:	e002      	b.n	800317a <HAL_UART_IRQHandler+0x51e>
      return;
 8003174:	bf00      	nop
 8003176:	e000      	b.n	800317a <HAL_UART_IRQHandler+0x51e>
      return;
 8003178:	bf00      	nop
  }
}
 800317a:	37e8      	adds	r7, #232	@ 0xe8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr

08003192 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr

080031a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr

080031b6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	460b      	mov	r3, r1
 80031c0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	603b      	str	r3, [r7, #0]
 80031d8:	4613      	mov	r3, r2
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031dc:	e03b      	b.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d037      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031e6:	f7fd fc5d 	bl	8000aa4 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	6a3a      	ldr	r2, [r7, #32]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d302      	bcc.n	80031fc <UART_WaitOnFlagUntilTimeout+0x30>
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e03a      	b.n	8003276 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	d023      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b80      	cmp	r3, #128	@ 0x80
 8003212:	d020      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b40      	cmp	r3, #64	@ 0x40
 8003218:	d01d      	beq.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0308 	and.w	r3, r3, #8
 8003224:	2b08      	cmp	r3, #8
 8003226:	d116      	bne.n	8003256 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f81d 	bl	800327e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2208      	movs	r2, #8
 8003248:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e00f      	b.n	8003276 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	4013      	ands	r3, r2
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	429a      	cmp	r2, r3
 8003264:	bf0c      	ite	eq
 8003266:	2301      	moveq	r3, #1
 8003268:	2300      	movne	r3, #0
 800326a:	b2db      	uxtb	r3, r3
 800326c:	461a      	mov	r2, r3
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	429a      	cmp	r2, r3
 8003272:	d0b4      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800327e:	b480      	push	{r7}
 8003280:	b095      	sub	sp, #84	@ 0x54
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	330c      	adds	r3, #12
 800328c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003290:	e853 3f00 	ldrex	r3, [r3]
 8003294:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800329c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	330c      	adds	r3, #12
 80032a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80032a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032ae:	e841 2300 	strex	r3, r2, [r1]
 80032b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e5      	bne.n	8003286 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3314      	adds	r3, #20
 80032c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	e853 3f00 	ldrex	r3, [r3]
 80032c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	f023 0301 	bic.w	r3, r3, #1
 80032d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	3314      	adds	r3, #20
 80032d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032e2:	e841 2300 	strex	r3, r2, [r1]
 80032e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1e5      	bne.n	80032ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d119      	bne.n	800332a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	330c      	adds	r3, #12
 80032fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	e853 3f00 	ldrex	r3, [r3]
 8003304:	60bb      	str	r3, [r7, #8]
   return(result);
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f023 0310 	bic.w	r3, r3, #16
 800330c:	647b      	str	r3, [r7, #68]	@ 0x44
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	330c      	adds	r3, #12
 8003314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003316:	61ba      	str	r2, [r7, #24]
 8003318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331a:	6979      	ldr	r1, [r7, #20]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	e841 2300 	strex	r3, r2, [r1]
 8003322:	613b      	str	r3, [r7, #16]
   return(result);
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1e5      	bne.n	80032f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2220      	movs	r2, #32
 800332e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003338:	bf00      	nop
 800333a:	3754      	adds	r7, #84	@ 0x54
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr

08003342 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b084      	sub	sp, #16
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f7ff ff21 	bl	80031a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800336a:	b480      	push	{r7}
 800336c:	b085      	sub	sp, #20
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b21      	cmp	r3, #33	@ 0x21
 800337c:	d13e      	bne.n	80033fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003386:	d114      	bne.n	80033b2 <UART_Transmit_IT+0x48>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	691b      	ldr	r3, [r3, #16]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d110      	bne.n	80033b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	1c9a      	adds	r2, r3, #2
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	621a      	str	r2, [r3, #32]
 80033b0:	e008      	b.n	80033c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	1c59      	adds	r1, r3, #1
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6211      	str	r1, [r2, #32]
 80033bc:	781a      	ldrb	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	4619      	mov	r1, r3
 80033d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10f      	bne.n	80033f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	e000      	b.n	80033fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
  }
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800341e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7ff fea9 	bl	8003180 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b08c      	sub	sp, #48	@ 0x30
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b22      	cmp	r3, #34	@ 0x22
 800344a:	f040 80ae 	bne.w	80035aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003456:	d117      	bne.n	8003488 <UART_Receive_IT+0x50>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d113      	bne.n	8003488 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003460:	2300      	movs	r3, #0
 8003462:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	b29b      	uxth	r3, r3
 8003472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003476:	b29a      	uxth	r2, r3
 8003478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	1c9a      	adds	r2, r3, #2
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	629a      	str	r2, [r3, #40]	@ 0x28
 8003486:	e026      	b.n	80034d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800348e:	2300      	movs	r3, #0
 8003490:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800349a:	d007      	beq.n	80034ac <UART_Receive_IT+0x74>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10a      	bne.n	80034ba <UART_Receive_IT+0x82>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d106      	bne.n	80034ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e008      	b.n	80034cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29b      	uxth	r3, r3
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	4619      	mov	r1, r3
 80034e4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d15d      	bne.n	80035a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0220 	bic.w	r2, r2, #32
 80034f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003508:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695a      	ldr	r2, [r3, #20]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0201 	bic.w	r2, r2, #1
 8003518:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352c:	2b01      	cmp	r3, #1
 800352e:	d135      	bne.n	800359c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	330c      	adds	r3, #12
 800353c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	e853 3f00 	ldrex	r3, [r3]
 8003544:	613b      	str	r3, [r7, #16]
   return(result);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	f023 0310 	bic.w	r3, r3, #16
 800354c:	627b      	str	r3, [r7, #36]	@ 0x24
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	330c      	adds	r3, #12
 8003554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003556:	623a      	str	r2, [r7, #32]
 8003558:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355a:	69f9      	ldr	r1, [r7, #28]
 800355c:	6a3a      	ldr	r2, [r7, #32]
 800355e:	e841 2300 	strex	r3, r2, [r1]
 8003562:	61bb      	str	r3, [r7, #24]
   return(result);
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1e5      	bne.n	8003536 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0310 	and.w	r3, r3, #16
 8003574:	2b10      	cmp	r3, #16
 8003576:	d10a      	bne.n	800358e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003578:	2300      	movs	r3, #0
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60fb      	str	r3, [r7, #12]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003592:	4619      	mov	r1, r3
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7ff fe0e 	bl	80031b6 <HAL_UARTEx_RxEventCallback>
 800359a:	e002      	b.n	80035a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff fdf8 	bl	8003192 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	e002      	b.n	80035ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e000      	b.n	80035ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80035aa:	2302      	movs	r3, #2
  }
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3730      	adds	r7, #48	@ 0x30
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80035ee:	f023 030c 	bic.w	r3, r3, #12
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	68b9      	ldr	r1, [r7, #8]
 80035f8:	430b      	orrs	r3, r1
 80035fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a2c      	ldr	r2, [pc, #176]	@ (80036c8 <UART_SetConfig+0x114>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d103      	bne.n	8003624 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800361c:	f7fe ffda 	bl	80025d4 <HAL_RCC_GetPCLK2Freq>
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	e002      	b.n	800362a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003624:	f7fe ffc2 	bl	80025ac <HAL_RCC_GetPCLK1Freq>
 8003628:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	4613      	mov	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	009a      	lsls	r2, r3, #2
 8003634:	441a      	add	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003640:	4a22      	ldr	r2, [pc, #136]	@ (80036cc <UART_SetConfig+0x118>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	095b      	lsrs	r3, r3, #5
 8003648:	0119      	lsls	r1, r3, #4
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4613      	mov	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	4413      	add	r3, r2
 8003652:	009a      	lsls	r2, r3, #2
 8003654:	441a      	add	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003660:	4b1a      	ldr	r3, [pc, #104]	@ (80036cc <UART_SetConfig+0x118>)
 8003662:	fba3 0302 	umull	r0, r3, r3, r2
 8003666:	095b      	lsrs	r3, r3, #5
 8003668:	2064      	movs	r0, #100	@ 0x64
 800366a:	fb00 f303 	mul.w	r3, r0, r3
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	3332      	adds	r3, #50	@ 0x32
 8003674:	4a15      	ldr	r2, [pc, #84]	@ (80036cc <UART_SetConfig+0x118>)
 8003676:	fba2 2303 	umull	r2, r3, r2, r3
 800367a:	095b      	lsrs	r3, r3, #5
 800367c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003680:	4419      	add	r1, r3
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	4613      	mov	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	009a      	lsls	r2, r3, #2
 800368c:	441a      	add	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	fbb2 f2f3 	udiv	r2, r2, r3
 8003698:	4b0c      	ldr	r3, [pc, #48]	@ (80036cc <UART_SetConfig+0x118>)
 800369a:	fba3 0302 	umull	r0, r3, r3, r2
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	2064      	movs	r0, #100	@ 0x64
 80036a2:	fb00 f303 	mul.w	r3, r0, r3
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	3332      	adds	r3, #50	@ 0x32
 80036ac:	4a07      	ldr	r2, [pc, #28]	@ (80036cc <UART_SetConfig+0x118>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	095b      	lsrs	r3, r3, #5
 80036b4:	f003 020f 	and.w	r2, r3, #15
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	440a      	add	r2, r1
 80036be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80036c0:	bf00      	nop
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	40013800 	.word	0x40013800
 80036cc:	51eb851f 	.word	0x51eb851f

080036d0 <std>:
 80036d0:	2300      	movs	r3, #0
 80036d2:	b510      	push	{r4, lr}
 80036d4:	4604      	mov	r4, r0
 80036d6:	e9c0 3300 	strd	r3, r3, [r0]
 80036da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80036de:	6083      	str	r3, [r0, #8]
 80036e0:	8181      	strh	r1, [r0, #12]
 80036e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80036e4:	81c2      	strh	r2, [r0, #14]
 80036e6:	6183      	str	r3, [r0, #24]
 80036e8:	4619      	mov	r1, r3
 80036ea:	2208      	movs	r2, #8
 80036ec:	305c      	adds	r0, #92	@ 0x5c
 80036ee:	f000 f9e7 	bl	8003ac0 <memset>
 80036f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <std+0x58>)
 80036f4:	6224      	str	r4, [r4, #32]
 80036f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80036f8:	4b0c      	ldr	r3, [pc, #48]	@ (800372c <std+0x5c>)
 80036fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80036fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <std+0x60>)
 80036fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003700:	4b0c      	ldr	r3, [pc, #48]	@ (8003734 <std+0x64>)
 8003702:	6323      	str	r3, [r4, #48]	@ 0x30
 8003704:	4b0c      	ldr	r3, [pc, #48]	@ (8003738 <std+0x68>)
 8003706:	429c      	cmp	r4, r3
 8003708:	d006      	beq.n	8003718 <std+0x48>
 800370a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800370e:	4294      	cmp	r4, r2
 8003710:	d002      	beq.n	8003718 <std+0x48>
 8003712:	33d0      	adds	r3, #208	@ 0xd0
 8003714:	429c      	cmp	r4, r3
 8003716:	d105      	bne.n	8003724 <std+0x54>
 8003718:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800371c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003720:	f000 ba46 	b.w	8003bb0 <__retarget_lock_init_recursive>
 8003724:	bd10      	pop	{r4, pc}
 8003726:	bf00      	nop
 8003728:	08003911 	.word	0x08003911
 800372c:	08003933 	.word	0x08003933
 8003730:	0800396b 	.word	0x0800396b
 8003734:	0800398f 	.word	0x0800398f
 8003738:	20000148 	.word	0x20000148

0800373c <stdio_exit_handler>:
 800373c:	4a02      	ldr	r2, [pc, #8]	@ (8003748 <stdio_exit_handler+0xc>)
 800373e:	4903      	ldr	r1, [pc, #12]	@ (800374c <stdio_exit_handler+0x10>)
 8003740:	4803      	ldr	r0, [pc, #12]	@ (8003750 <stdio_exit_handler+0x14>)
 8003742:	f000 b869 	b.w	8003818 <_fwalk_sglue>
 8003746:	bf00      	nop
 8003748:	2000000c 	.word	0x2000000c
 800374c:	08003ea5 	.word	0x08003ea5
 8003750:	2000001c 	.word	0x2000001c

08003754 <cleanup_stdio>:
 8003754:	6841      	ldr	r1, [r0, #4]
 8003756:	4b0c      	ldr	r3, [pc, #48]	@ (8003788 <cleanup_stdio+0x34>)
 8003758:	b510      	push	{r4, lr}
 800375a:	4299      	cmp	r1, r3
 800375c:	4604      	mov	r4, r0
 800375e:	d001      	beq.n	8003764 <cleanup_stdio+0x10>
 8003760:	f000 fba0 	bl	8003ea4 <_fflush_r>
 8003764:	68a1      	ldr	r1, [r4, #8]
 8003766:	4b09      	ldr	r3, [pc, #36]	@ (800378c <cleanup_stdio+0x38>)
 8003768:	4299      	cmp	r1, r3
 800376a:	d002      	beq.n	8003772 <cleanup_stdio+0x1e>
 800376c:	4620      	mov	r0, r4
 800376e:	f000 fb99 	bl	8003ea4 <_fflush_r>
 8003772:	68e1      	ldr	r1, [r4, #12]
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <cleanup_stdio+0x3c>)
 8003776:	4299      	cmp	r1, r3
 8003778:	d004      	beq.n	8003784 <cleanup_stdio+0x30>
 800377a:	4620      	mov	r0, r4
 800377c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003780:	f000 bb90 	b.w	8003ea4 <_fflush_r>
 8003784:	bd10      	pop	{r4, pc}
 8003786:	bf00      	nop
 8003788:	20000148 	.word	0x20000148
 800378c:	200001b0 	.word	0x200001b0
 8003790:	20000218 	.word	0x20000218

08003794 <global_stdio_init.part.0>:
 8003794:	b510      	push	{r4, lr}
 8003796:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <global_stdio_init.part.0+0x30>)
 8003798:	4c0b      	ldr	r4, [pc, #44]	@ (80037c8 <global_stdio_init.part.0+0x34>)
 800379a:	4a0c      	ldr	r2, [pc, #48]	@ (80037cc <global_stdio_init.part.0+0x38>)
 800379c:	4620      	mov	r0, r4
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	2104      	movs	r1, #4
 80037a2:	2200      	movs	r2, #0
 80037a4:	f7ff ff94 	bl	80036d0 <std>
 80037a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037ac:	2201      	movs	r2, #1
 80037ae:	2109      	movs	r1, #9
 80037b0:	f7ff ff8e 	bl	80036d0 <std>
 80037b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80037b8:	2202      	movs	r2, #2
 80037ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037be:	2112      	movs	r1, #18
 80037c0:	f7ff bf86 	b.w	80036d0 <std>
 80037c4:	20000280 	.word	0x20000280
 80037c8:	20000148 	.word	0x20000148
 80037cc:	0800373d 	.word	0x0800373d

080037d0 <__sfp_lock_acquire>:
 80037d0:	4801      	ldr	r0, [pc, #4]	@ (80037d8 <__sfp_lock_acquire+0x8>)
 80037d2:	f000 b9ee 	b.w	8003bb2 <__retarget_lock_acquire_recursive>
 80037d6:	bf00      	nop
 80037d8:	20000289 	.word	0x20000289

080037dc <__sfp_lock_release>:
 80037dc:	4801      	ldr	r0, [pc, #4]	@ (80037e4 <__sfp_lock_release+0x8>)
 80037de:	f000 b9e9 	b.w	8003bb4 <__retarget_lock_release_recursive>
 80037e2:	bf00      	nop
 80037e4:	20000289 	.word	0x20000289

080037e8 <__sinit>:
 80037e8:	b510      	push	{r4, lr}
 80037ea:	4604      	mov	r4, r0
 80037ec:	f7ff fff0 	bl	80037d0 <__sfp_lock_acquire>
 80037f0:	6a23      	ldr	r3, [r4, #32]
 80037f2:	b11b      	cbz	r3, 80037fc <__sinit+0x14>
 80037f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f8:	f7ff bff0 	b.w	80037dc <__sfp_lock_release>
 80037fc:	4b04      	ldr	r3, [pc, #16]	@ (8003810 <__sinit+0x28>)
 80037fe:	6223      	str	r3, [r4, #32]
 8003800:	4b04      	ldr	r3, [pc, #16]	@ (8003814 <__sinit+0x2c>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f5      	bne.n	80037f4 <__sinit+0xc>
 8003808:	f7ff ffc4 	bl	8003794 <global_stdio_init.part.0>
 800380c:	e7f2      	b.n	80037f4 <__sinit+0xc>
 800380e:	bf00      	nop
 8003810:	08003755 	.word	0x08003755
 8003814:	20000280 	.word	0x20000280

08003818 <_fwalk_sglue>:
 8003818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800381c:	4607      	mov	r7, r0
 800381e:	4688      	mov	r8, r1
 8003820:	4614      	mov	r4, r2
 8003822:	2600      	movs	r6, #0
 8003824:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003828:	f1b9 0901 	subs.w	r9, r9, #1
 800382c:	d505      	bpl.n	800383a <_fwalk_sglue+0x22>
 800382e:	6824      	ldr	r4, [r4, #0]
 8003830:	2c00      	cmp	r4, #0
 8003832:	d1f7      	bne.n	8003824 <_fwalk_sglue+0xc>
 8003834:	4630      	mov	r0, r6
 8003836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800383a:	89ab      	ldrh	r3, [r5, #12]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d907      	bls.n	8003850 <_fwalk_sglue+0x38>
 8003840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003844:	3301      	adds	r3, #1
 8003846:	d003      	beq.n	8003850 <_fwalk_sglue+0x38>
 8003848:	4629      	mov	r1, r5
 800384a:	4638      	mov	r0, r7
 800384c:	47c0      	blx	r8
 800384e:	4306      	orrs	r6, r0
 8003850:	3568      	adds	r5, #104	@ 0x68
 8003852:	e7e9      	b.n	8003828 <_fwalk_sglue+0x10>

08003854 <_puts_r>:
 8003854:	6a03      	ldr	r3, [r0, #32]
 8003856:	b570      	push	{r4, r5, r6, lr}
 8003858:	4605      	mov	r5, r0
 800385a:	460e      	mov	r6, r1
 800385c:	6884      	ldr	r4, [r0, #8]
 800385e:	b90b      	cbnz	r3, 8003864 <_puts_r+0x10>
 8003860:	f7ff ffc2 	bl	80037e8 <__sinit>
 8003864:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003866:	07db      	lsls	r3, r3, #31
 8003868:	d405      	bmi.n	8003876 <_puts_r+0x22>
 800386a:	89a3      	ldrh	r3, [r4, #12]
 800386c:	0598      	lsls	r0, r3, #22
 800386e:	d402      	bmi.n	8003876 <_puts_r+0x22>
 8003870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003872:	f000 f99e 	bl	8003bb2 <__retarget_lock_acquire_recursive>
 8003876:	89a3      	ldrh	r3, [r4, #12]
 8003878:	0719      	lsls	r1, r3, #28
 800387a:	d502      	bpl.n	8003882 <_puts_r+0x2e>
 800387c:	6923      	ldr	r3, [r4, #16]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d135      	bne.n	80038ee <_puts_r+0x9a>
 8003882:	4621      	mov	r1, r4
 8003884:	4628      	mov	r0, r5
 8003886:	f000 f8c5 	bl	8003a14 <__swsetup_r>
 800388a:	b380      	cbz	r0, 80038ee <_puts_r+0x9a>
 800388c:	f04f 35ff 	mov.w	r5, #4294967295
 8003890:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003892:	07da      	lsls	r2, r3, #31
 8003894:	d405      	bmi.n	80038a2 <_puts_r+0x4e>
 8003896:	89a3      	ldrh	r3, [r4, #12]
 8003898:	059b      	lsls	r3, r3, #22
 800389a:	d402      	bmi.n	80038a2 <_puts_r+0x4e>
 800389c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800389e:	f000 f989 	bl	8003bb4 <__retarget_lock_release_recursive>
 80038a2:	4628      	mov	r0, r5
 80038a4:	bd70      	pop	{r4, r5, r6, pc}
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	da04      	bge.n	80038b4 <_puts_r+0x60>
 80038aa:	69a2      	ldr	r2, [r4, #24]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	dc17      	bgt.n	80038e0 <_puts_r+0x8c>
 80038b0:	290a      	cmp	r1, #10
 80038b2:	d015      	beq.n	80038e0 <_puts_r+0x8c>
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	1c5a      	adds	r2, r3, #1
 80038b8:	6022      	str	r2, [r4, #0]
 80038ba:	7019      	strb	r1, [r3, #0]
 80038bc:	68a3      	ldr	r3, [r4, #8]
 80038be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80038c2:	3b01      	subs	r3, #1
 80038c4:	60a3      	str	r3, [r4, #8]
 80038c6:	2900      	cmp	r1, #0
 80038c8:	d1ed      	bne.n	80038a6 <_puts_r+0x52>
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	da11      	bge.n	80038f2 <_puts_r+0x9e>
 80038ce:	4622      	mov	r2, r4
 80038d0:	210a      	movs	r1, #10
 80038d2:	4628      	mov	r0, r5
 80038d4:	f000 f85f 	bl	8003996 <__swbuf_r>
 80038d8:	3001      	adds	r0, #1
 80038da:	d0d7      	beq.n	800388c <_puts_r+0x38>
 80038dc:	250a      	movs	r5, #10
 80038de:	e7d7      	b.n	8003890 <_puts_r+0x3c>
 80038e0:	4622      	mov	r2, r4
 80038e2:	4628      	mov	r0, r5
 80038e4:	f000 f857 	bl	8003996 <__swbuf_r>
 80038e8:	3001      	adds	r0, #1
 80038ea:	d1e7      	bne.n	80038bc <_puts_r+0x68>
 80038ec:	e7ce      	b.n	800388c <_puts_r+0x38>
 80038ee:	3e01      	subs	r6, #1
 80038f0:	e7e4      	b.n	80038bc <_puts_r+0x68>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	6022      	str	r2, [r4, #0]
 80038f8:	220a      	movs	r2, #10
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	e7ee      	b.n	80038dc <_puts_r+0x88>
	...

08003900 <puts>:
 8003900:	4b02      	ldr	r3, [pc, #8]	@ (800390c <puts+0xc>)
 8003902:	4601      	mov	r1, r0
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	f7ff bfa5 	b.w	8003854 <_puts_r>
 800390a:	bf00      	nop
 800390c:	20000018 	.word	0x20000018

08003910 <__sread>:
 8003910:	b510      	push	{r4, lr}
 8003912:	460c      	mov	r4, r1
 8003914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003918:	f000 f8fc 	bl	8003b14 <_read_r>
 800391c:	2800      	cmp	r0, #0
 800391e:	bfab      	itete	ge
 8003920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003922:	89a3      	ldrhlt	r3, [r4, #12]
 8003924:	181b      	addge	r3, r3, r0
 8003926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800392a:	bfac      	ite	ge
 800392c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800392e:	81a3      	strhlt	r3, [r4, #12]
 8003930:	bd10      	pop	{r4, pc}

08003932 <__swrite>:
 8003932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003936:	461f      	mov	r7, r3
 8003938:	898b      	ldrh	r3, [r1, #12]
 800393a:	4605      	mov	r5, r0
 800393c:	05db      	lsls	r3, r3, #23
 800393e:	460c      	mov	r4, r1
 8003940:	4616      	mov	r6, r2
 8003942:	d505      	bpl.n	8003950 <__swrite+0x1e>
 8003944:	2302      	movs	r3, #2
 8003946:	2200      	movs	r2, #0
 8003948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800394c:	f000 f8d0 	bl	8003af0 <_lseek_r>
 8003950:	89a3      	ldrh	r3, [r4, #12]
 8003952:	4632      	mov	r2, r6
 8003954:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003958:	81a3      	strh	r3, [r4, #12]
 800395a:	4628      	mov	r0, r5
 800395c:	463b      	mov	r3, r7
 800395e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003966:	f000 b8e7 	b.w	8003b38 <_write_r>

0800396a <__sseek>:
 800396a:	b510      	push	{r4, lr}
 800396c:	460c      	mov	r4, r1
 800396e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003972:	f000 f8bd 	bl	8003af0 <_lseek_r>
 8003976:	1c43      	adds	r3, r0, #1
 8003978:	89a3      	ldrh	r3, [r4, #12]
 800397a:	bf15      	itete	ne
 800397c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800397e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003982:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003986:	81a3      	strheq	r3, [r4, #12]
 8003988:	bf18      	it	ne
 800398a:	81a3      	strhne	r3, [r4, #12]
 800398c:	bd10      	pop	{r4, pc}

0800398e <__sclose>:
 800398e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003992:	f000 b89d 	b.w	8003ad0 <_close_r>

08003996 <__swbuf_r>:
 8003996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003998:	460e      	mov	r6, r1
 800399a:	4614      	mov	r4, r2
 800399c:	4605      	mov	r5, r0
 800399e:	b118      	cbz	r0, 80039a8 <__swbuf_r+0x12>
 80039a0:	6a03      	ldr	r3, [r0, #32]
 80039a2:	b90b      	cbnz	r3, 80039a8 <__swbuf_r+0x12>
 80039a4:	f7ff ff20 	bl	80037e8 <__sinit>
 80039a8:	69a3      	ldr	r3, [r4, #24]
 80039aa:	60a3      	str	r3, [r4, #8]
 80039ac:	89a3      	ldrh	r3, [r4, #12]
 80039ae:	071a      	lsls	r2, r3, #28
 80039b0:	d501      	bpl.n	80039b6 <__swbuf_r+0x20>
 80039b2:	6923      	ldr	r3, [r4, #16]
 80039b4:	b943      	cbnz	r3, 80039c8 <__swbuf_r+0x32>
 80039b6:	4621      	mov	r1, r4
 80039b8:	4628      	mov	r0, r5
 80039ba:	f000 f82b 	bl	8003a14 <__swsetup_r>
 80039be:	b118      	cbz	r0, 80039c8 <__swbuf_r+0x32>
 80039c0:	f04f 37ff 	mov.w	r7, #4294967295
 80039c4:	4638      	mov	r0, r7
 80039c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	6922      	ldr	r2, [r4, #16]
 80039cc:	b2f6      	uxtb	r6, r6
 80039ce:	1a98      	subs	r0, r3, r2
 80039d0:	6963      	ldr	r3, [r4, #20]
 80039d2:	4637      	mov	r7, r6
 80039d4:	4283      	cmp	r3, r0
 80039d6:	dc05      	bgt.n	80039e4 <__swbuf_r+0x4e>
 80039d8:	4621      	mov	r1, r4
 80039da:	4628      	mov	r0, r5
 80039dc:	f000 fa62 	bl	8003ea4 <_fflush_r>
 80039e0:	2800      	cmp	r0, #0
 80039e2:	d1ed      	bne.n	80039c0 <__swbuf_r+0x2a>
 80039e4:	68a3      	ldr	r3, [r4, #8]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	60a3      	str	r3, [r4, #8]
 80039ea:	6823      	ldr	r3, [r4, #0]
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	6022      	str	r2, [r4, #0]
 80039f0:	701e      	strb	r6, [r3, #0]
 80039f2:	6962      	ldr	r2, [r4, #20]
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d004      	beq.n	8003a04 <__swbuf_r+0x6e>
 80039fa:	89a3      	ldrh	r3, [r4, #12]
 80039fc:	07db      	lsls	r3, r3, #31
 80039fe:	d5e1      	bpl.n	80039c4 <__swbuf_r+0x2e>
 8003a00:	2e0a      	cmp	r6, #10
 8003a02:	d1df      	bne.n	80039c4 <__swbuf_r+0x2e>
 8003a04:	4621      	mov	r1, r4
 8003a06:	4628      	mov	r0, r5
 8003a08:	f000 fa4c 	bl	8003ea4 <_fflush_r>
 8003a0c:	2800      	cmp	r0, #0
 8003a0e:	d0d9      	beq.n	80039c4 <__swbuf_r+0x2e>
 8003a10:	e7d6      	b.n	80039c0 <__swbuf_r+0x2a>
	...

08003a14 <__swsetup_r>:
 8003a14:	b538      	push	{r3, r4, r5, lr}
 8003a16:	4b29      	ldr	r3, [pc, #164]	@ (8003abc <__swsetup_r+0xa8>)
 8003a18:	4605      	mov	r5, r0
 8003a1a:	6818      	ldr	r0, [r3, #0]
 8003a1c:	460c      	mov	r4, r1
 8003a1e:	b118      	cbz	r0, 8003a28 <__swsetup_r+0x14>
 8003a20:	6a03      	ldr	r3, [r0, #32]
 8003a22:	b90b      	cbnz	r3, 8003a28 <__swsetup_r+0x14>
 8003a24:	f7ff fee0 	bl	80037e8 <__sinit>
 8003a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a2c:	0719      	lsls	r1, r3, #28
 8003a2e:	d422      	bmi.n	8003a76 <__swsetup_r+0x62>
 8003a30:	06da      	lsls	r2, r3, #27
 8003a32:	d407      	bmi.n	8003a44 <__swsetup_r+0x30>
 8003a34:	2209      	movs	r2, #9
 8003a36:	602a      	str	r2, [r5, #0]
 8003a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a40:	81a3      	strh	r3, [r4, #12]
 8003a42:	e033      	b.n	8003aac <__swsetup_r+0x98>
 8003a44:	0758      	lsls	r0, r3, #29
 8003a46:	d512      	bpl.n	8003a6e <__swsetup_r+0x5a>
 8003a48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a4a:	b141      	cbz	r1, 8003a5e <__swsetup_r+0x4a>
 8003a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a50:	4299      	cmp	r1, r3
 8003a52:	d002      	beq.n	8003a5a <__swsetup_r+0x46>
 8003a54:	4628      	mov	r0, r5
 8003a56:	f000 f8af 	bl	8003bb8 <_free_r>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a5e:	89a3      	ldrh	r3, [r4, #12]
 8003a60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003a64:	81a3      	strh	r3, [r4, #12]
 8003a66:	2300      	movs	r3, #0
 8003a68:	6063      	str	r3, [r4, #4]
 8003a6a:	6923      	ldr	r3, [r4, #16]
 8003a6c:	6023      	str	r3, [r4, #0]
 8003a6e:	89a3      	ldrh	r3, [r4, #12]
 8003a70:	f043 0308 	orr.w	r3, r3, #8
 8003a74:	81a3      	strh	r3, [r4, #12]
 8003a76:	6923      	ldr	r3, [r4, #16]
 8003a78:	b94b      	cbnz	r3, 8003a8e <__swsetup_r+0x7a>
 8003a7a:	89a3      	ldrh	r3, [r4, #12]
 8003a7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a84:	d003      	beq.n	8003a8e <__swsetup_r+0x7a>
 8003a86:	4621      	mov	r1, r4
 8003a88:	4628      	mov	r0, r5
 8003a8a:	f000 fa58 	bl	8003f3e <__smakebuf_r>
 8003a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a92:	f013 0201 	ands.w	r2, r3, #1
 8003a96:	d00a      	beq.n	8003aae <__swsetup_r+0x9a>
 8003a98:	2200      	movs	r2, #0
 8003a9a:	60a2      	str	r2, [r4, #8]
 8003a9c:	6962      	ldr	r2, [r4, #20]
 8003a9e:	4252      	negs	r2, r2
 8003aa0:	61a2      	str	r2, [r4, #24]
 8003aa2:	6922      	ldr	r2, [r4, #16]
 8003aa4:	b942      	cbnz	r2, 8003ab8 <__swsetup_r+0xa4>
 8003aa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aaa:	d1c5      	bne.n	8003a38 <__swsetup_r+0x24>
 8003aac:	bd38      	pop	{r3, r4, r5, pc}
 8003aae:	0799      	lsls	r1, r3, #30
 8003ab0:	bf58      	it	pl
 8003ab2:	6962      	ldrpl	r2, [r4, #20]
 8003ab4:	60a2      	str	r2, [r4, #8]
 8003ab6:	e7f4      	b.n	8003aa2 <__swsetup_r+0x8e>
 8003ab8:	2000      	movs	r0, #0
 8003aba:	e7f7      	b.n	8003aac <__swsetup_r+0x98>
 8003abc:	20000018 	.word	0x20000018

08003ac0 <memset>:
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4402      	add	r2, r0
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d100      	bne.n	8003aca <memset+0xa>
 8003ac8:	4770      	bx	lr
 8003aca:	f803 1b01 	strb.w	r1, [r3], #1
 8003ace:	e7f9      	b.n	8003ac4 <memset+0x4>

08003ad0 <_close_r>:
 8003ad0:	b538      	push	{r3, r4, r5, lr}
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	4d05      	ldr	r5, [pc, #20]	@ (8003aec <_close_r+0x1c>)
 8003ad6:	4604      	mov	r4, r0
 8003ad8:	4608      	mov	r0, r1
 8003ada:	602b      	str	r3, [r5, #0]
 8003adc:	f7fc fef7 	bl	80008ce <_close>
 8003ae0:	1c43      	adds	r3, r0, #1
 8003ae2:	d102      	bne.n	8003aea <_close_r+0x1a>
 8003ae4:	682b      	ldr	r3, [r5, #0]
 8003ae6:	b103      	cbz	r3, 8003aea <_close_r+0x1a>
 8003ae8:	6023      	str	r3, [r4, #0]
 8003aea:	bd38      	pop	{r3, r4, r5, pc}
 8003aec:	20000284 	.word	0x20000284

08003af0 <_lseek_r>:
 8003af0:	b538      	push	{r3, r4, r5, lr}
 8003af2:	4604      	mov	r4, r0
 8003af4:	4608      	mov	r0, r1
 8003af6:	4611      	mov	r1, r2
 8003af8:	2200      	movs	r2, #0
 8003afa:	4d05      	ldr	r5, [pc, #20]	@ (8003b10 <_lseek_r+0x20>)
 8003afc:	602a      	str	r2, [r5, #0]
 8003afe:	461a      	mov	r2, r3
 8003b00:	f7fc ff09 	bl	8000916 <_lseek>
 8003b04:	1c43      	adds	r3, r0, #1
 8003b06:	d102      	bne.n	8003b0e <_lseek_r+0x1e>
 8003b08:	682b      	ldr	r3, [r5, #0]
 8003b0a:	b103      	cbz	r3, 8003b0e <_lseek_r+0x1e>
 8003b0c:	6023      	str	r3, [r4, #0]
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
 8003b10:	20000284 	.word	0x20000284

08003b14 <_read_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	4604      	mov	r4, r0
 8003b18:	4608      	mov	r0, r1
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	4d05      	ldr	r5, [pc, #20]	@ (8003b34 <_read_r+0x20>)
 8003b20:	602a      	str	r2, [r5, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	f7fc fe9a 	bl	800085c <_read>
 8003b28:	1c43      	adds	r3, r0, #1
 8003b2a:	d102      	bne.n	8003b32 <_read_r+0x1e>
 8003b2c:	682b      	ldr	r3, [r5, #0]
 8003b2e:	b103      	cbz	r3, 8003b32 <_read_r+0x1e>
 8003b30:	6023      	str	r3, [r4, #0]
 8003b32:	bd38      	pop	{r3, r4, r5, pc}
 8003b34:	20000284 	.word	0x20000284

08003b38 <_write_r>:
 8003b38:	b538      	push	{r3, r4, r5, lr}
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	4608      	mov	r0, r1
 8003b3e:	4611      	mov	r1, r2
 8003b40:	2200      	movs	r2, #0
 8003b42:	4d05      	ldr	r5, [pc, #20]	@ (8003b58 <_write_r+0x20>)
 8003b44:	602a      	str	r2, [r5, #0]
 8003b46:	461a      	mov	r2, r3
 8003b48:	f7fc fea5 	bl	8000896 <_write>
 8003b4c:	1c43      	adds	r3, r0, #1
 8003b4e:	d102      	bne.n	8003b56 <_write_r+0x1e>
 8003b50:	682b      	ldr	r3, [r5, #0]
 8003b52:	b103      	cbz	r3, 8003b56 <_write_r+0x1e>
 8003b54:	6023      	str	r3, [r4, #0]
 8003b56:	bd38      	pop	{r3, r4, r5, pc}
 8003b58:	20000284 	.word	0x20000284

08003b5c <__errno>:
 8003b5c:	4b01      	ldr	r3, [pc, #4]	@ (8003b64 <__errno+0x8>)
 8003b5e:	6818      	ldr	r0, [r3, #0]
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000018 	.word	0x20000018

08003b68 <__libc_init_array>:
 8003b68:	b570      	push	{r4, r5, r6, lr}
 8003b6a:	2600      	movs	r6, #0
 8003b6c:	4d0c      	ldr	r5, [pc, #48]	@ (8003ba0 <__libc_init_array+0x38>)
 8003b6e:	4c0d      	ldr	r4, [pc, #52]	@ (8003ba4 <__libc_init_array+0x3c>)
 8003b70:	1b64      	subs	r4, r4, r5
 8003b72:	10a4      	asrs	r4, r4, #2
 8003b74:	42a6      	cmp	r6, r4
 8003b76:	d109      	bne.n	8003b8c <__libc_init_array+0x24>
 8003b78:	f000 fa50 	bl	800401c <_init>
 8003b7c:	2600      	movs	r6, #0
 8003b7e:	4d0a      	ldr	r5, [pc, #40]	@ (8003ba8 <__libc_init_array+0x40>)
 8003b80:	4c0a      	ldr	r4, [pc, #40]	@ (8003bac <__libc_init_array+0x44>)
 8003b82:	1b64      	subs	r4, r4, r5
 8003b84:	10a4      	asrs	r4, r4, #2
 8003b86:	42a6      	cmp	r6, r4
 8003b88:	d105      	bne.n	8003b96 <__libc_init_array+0x2e>
 8003b8a:	bd70      	pop	{r4, r5, r6, pc}
 8003b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b90:	4798      	blx	r3
 8003b92:	3601      	adds	r6, #1
 8003b94:	e7ee      	b.n	8003b74 <__libc_init_array+0xc>
 8003b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b9a:	4798      	blx	r3
 8003b9c:	3601      	adds	r6, #1
 8003b9e:	e7f2      	b.n	8003b86 <__libc_init_array+0x1e>
 8003ba0:	0800408c 	.word	0x0800408c
 8003ba4:	0800408c 	.word	0x0800408c
 8003ba8:	0800408c 	.word	0x0800408c
 8003bac:	08004090 	.word	0x08004090

08003bb0 <__retarget_lock_init_recursive>:
 8003bb0:	4770      	bx	lr

08003bb2 <__retarget_lock_acquire_recursive>:
 8003bb2:	4770      	bx	lr

08003bb4 <__retarget_lock_release_recursive>:
 8003bb4:	4770      	bx	lr
	...

08003bb8 <_free_r>:
 8003bb8:	b538      	push	{r3, r4, r5, lr}
 8003bba:	4605      	mov	r5, r0
 8003bbc:	2900      	cmp	r1, #0
 8003bbe:	d040      	beq.n	8003c42 <_free_r+0x8a>
 8003bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bc4:	1f0c      	subs	r4, r1, #4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	bfb8      	it	lt
 8003bca:	18e4      	addlt	r4, r4, r3
 8003bcc:	f000 f8de 	bl	8003d8c <__malloc_lock>
 8003bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c44 <_free_r+0x8c>)
 8003bd2:	6813      	ldr	r3, [r2, #0]
 8003bd4:	b933      	cbnz	r3, 8003be4 <_free_r+0x2c>
 8003bd6:	6063      	str	r3, [r4, #4]
 8003bd8:	6014      	str	r4, [r2, #0]
 8003bda:	4628      	mov	r0, r5
 8003bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003be0:	f000 b8da 	b.w	8003d98 <__malloc_unlock>
 8003be4:	42a3      	cmp	r3, r4
 8003be6:	d908      	bls.n	8003bfa <_free_r+0x42>
 8003be8:	6820      	ldr	r0, [r4, #0]
 8003bea:	1821      	adds	r1, r4, r0
 8003bec:	428b      	cmp	r3, r1
 8003bee:	bf01      	itttt	eq
 8003bf0:	6819      	ldreq	r1, [r3, #0]
 8003bf2:	685b      	ldreq	r3, [r3, #4]
 8003bf4:	1809      	addeq	r1, r1, r0
 8003bf6:	6021      	streq	r1, [r4, #0]
 8003bf8:	e7ed      	b.n	8003bd6 <_free_r+0x1e>
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	b10b      	cbz	r3, 8003c04 <_free_r+0x4c>
 8003c00:	42a3      	cmp	r3, r4
 8003c02:	d9fa      	bls.n	8003bfa <_free_r+0x42>
 8003c04:	6811      	ldr	r1, [r2, #0]
 8003c06:	1850      	adds	r0, r2, r1
 8003c08:	42a0      	cmp	r0, r4
 8003c0a:	d10b      	bne.n	8003c24 <_free_r+0x6c>
 8003c0c:	6820      	ldr	r0, [r4, #0]
 8003c0e:	4401      	add	r1, r0
 8003c10:	1850      	adds	r0, r2, r1
 8003c12:	4283      	cmp	r3, r0
 8003c14:	6011      	str	r1, [r2, #0]
 8003c16:	d1e0      	bne.n	8003bda <_free_r+0x22>
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4408      	add	r0, r1
 8003c1e:	6010      	str	r0, [r2, #0]
 8003c20:	6053      	str	r3, [r2, #4]
 8003c22:	e7da      	b.n	8003bda <_free_r+0x22>
 8003c24:	d902      	bls.n	8003c2c <_free_r+0x74>
 8003c26:	230c      	movs	r3, #12
 8003c28:	602b      	str	r3, [r5, #0]
 8003c2a:	e7d6      	b.n	8003bda <_free_r+0x22>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	1821      	adds	r1, r4, r0
 8003c30:	428b      	cmp	r3, r1
 8003c32:	bf01      	itttt	eq
 8003c34:	6819      	ldreq	r1, [r3, #0]
 8003c36:	685b      	ldreq	r3, [r3, #4]
 8003c38:	1809      	addeq	r1, r1, r0
 8003c3a:	6021      	streq	r1, [r4, #0]
 8003c3c:	6063      	str	r3, [r4, #4]
 8003c3e:	6054      	str	r4, [r2, #4]
 8003c40:	e7cb      	b.n	8003bda <_free_r+0x22>
 8003c42:	bd38      	pop	{r3, r4, r5, pc}
 8003c44:	20000290 	.word	0x20000290

08003c48 <sbrk_aligned>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	4e0f      	ldr	r6, [pc, #60]	@ (8003c88 <sbrk_aligned+0x40>)
 8003c4c:	460c      	mov	r4, r1
 8003c4e:	6831      	ldr	r1, [r6, #0]
 8003c50:	4605      	mov	r5, r0
 8003c52:	b911      	cbnz	r1, 8003c5a <sbrk_aligned+0x12>
 8003c54:	f000 f9d2 	bl	8003ffc <_sbrk_r>
 8003c58:	6030      	str	r0, [r6, #0]
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	f000 f9cd 	bl	8003ffc <_sbrk_r>
 8003c62:	1c43      	adds	r3, r0, #1
 8003c64:	d103      	bne.n	8003c6e <sbrk_aligned+0x26>
 8003c66:	f04f 34ff 	mov.w	r4, #4294967295
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	bd70      	pop	{r4, r5, r6, pc}
 8003c6e:	1cc4      	adds	r4, r0, #3
 8003c70:	f024 0403 	bic.w	r4, r4, #3
 8003c74:	42a0      	cmp	r0, r4
 8003c76:	d0f8      	beq.n	8003c6a <sbrk_aligned+0x22>
 8003c78:	1a21      	subs	r1, r4, r0
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	f000 f9be 	bl	8003ffc <_sbrk_r>
 8003c80:	3001      	adds	r0, #1
 8003c82:	d1f2      	bne.n	8003c6a <sbrk_aligned+0x22>
 8003c84:	e7ef      	b.n	8003c66 <sbrk_aligned+0x1e>
 8003c86:	bf00      	nop
 8003c88:	2000028c 	.word	0x2000028c

08003c8c <_malloc_r>:
 8003c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c90:	1ccd      	adds	r5, r1, #3
 8003c92:	f025 0503 	bic.w	r5, r5, #3
 8003c96:	3508      	adds	r5, #8
 8003c98:	2d0c      	cmp	r5, #12
 8003c9a:	bf38      	it	cc
 8003c9c:	250c      	movcc	r5, #12
 8003c9e:	2d00      	cmp	r5, #0
 8003ca0:	4606      	mov	r6, r0
 8003ca2:	db01      	blt.n	8003ca8 <_malloc_r+0x1c>
 8003ca4:	42a9      	cmp	r1, r5
 8003ca6:	d904      	bls.n	8003cb2 <_malloc_r+0x26>
 8003ca8:	230c      	movs	r3, #12
 8003caa:	6033      	str	r3, [r6, #0]
 8003cac:	2000      	movs	r0, #0
 8003cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d88 <_malloc_r+0xfc>
 8003cb6:	f000 f869 	bl	8003d8c <__malloc_lock>
 8003cba:	f8d8 3000 	ldr.w	r3, [r8]
 8003cbe:	461c      	mov	r4, r3
 8003cc0:	bb44      	cbnz	r4, 8003d14 <_malloc_r+0x88>
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	f7ff ffbf 	bl	8003c48 <sbrk_aligned>
 8003cca:	1c43      	adds	r3, r0, #1
 8003ccc:	4604      	mov	r4, r0
 8003cce:	d158      	bne.n	8003d82 <_malloc_r+0xf6>
 8003cd0:	f8d8 4000 	ldr.w	r4, [r8]
 8003cd4:	4627      	mov	r7, r4
 8003cd6:	2f00      	cmp	r7, #0
 8003cd8:	d143      	bne.n	8003d62 <_malloc_r+0xd6>
 8003cda:	2c00      	cmp	r4, #0
 8003cdc:	d04b      	beq.n	8003d76 <_malloc_r+0xea>
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	4639      	mov	r1, r7
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	eb04 0903 	add.w	r9, r4, r3
 8003ce8:	f000 f988 	bl	8003ffc <_sbrk_r>
 8003cec:	4581      	cmp	r9, r0
 8003cee:	d142      	bne.n	8003d76 <_malloc_r+0xea>
 8003cf0:	6821      	ldr	r1, [r4, #0]
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	1a6d      	subs	r5, r5, r1
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	f7ff ffa6 	bl	8003c48 <sbrk_aligned>
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	d03a      	beq.n	8003d76 <_malloc_r+0xea>
 8003d00:	6823      	ldr	r3, [r4, #0]
 8003d02:	442b      	add	r3, r5
 8003d04:	6023      	str	r3, [r4, #0]
 8003d06:	f8d8 3000 	ldr.w	r3, [r8]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	bb62      	cbnz	r2, 8003d68 <_malloc_r+0xdc>
 8003d0e:	f8c8 7000 	str.w	r7, [r8]
 8003d12:	e00f      	b.n	8003d34 <_malloc_r+0xa8>
 8003d14:	6822      	ldr	r2, [r4, #0]
 8003d16:	1b52      	subs	r2, r2, r5
 8003d18:	d420      	bmi.n	8003d5c <_malloc_r+0xd0>
 8003d1a:	2a0b      	cmp	r2, #11
 8003d1c:	d917      	bls.n	8003d4e <_malloc_r+0xc2>
 8003d1e:	1961      	adds	r1, r4, r5
 8003d20:	42a3      	cmp	r3, r4
 8003d22:	6025      	str	r5, [r4, #0]
 8003d24:	bf18      	it	ne
 8003d26:	6059      	strne	r1, [r3, #4]
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	bf08      	it	eq
 8003d2c:	f8c8 1000 	streq.w	r1, [r8]
 8003d30:	5162      	str	r2, [r4, r5]
 8003d32:	604b      	str	r3, [r1, #4]
 8003d34:	4630      	mov	r0, r6
 8003d36:	f000 f82f 	bl	8003d98 <__malloc_unlock>
 8003d3a:	f104 000b 	add.w	r0, r4, #11
 8003d3e:	1d23      	adds	r3, r4, #4
 8003d40:	f020 0007 	bic.w	r0, r0, #7
 8003d44:	1ac2      	subs	r2, r0, r3
 8003d46:	bf1c      	itt	ne
 8003d48:	1a1b      	subne	r3, r3, r0
 8003d4a:	50a3      	strne	r3, [r4, r2]
 8003d4c:	e7af      	b.n	8003cae <_malloc_r+0x22>
 8003d4e:	6862      	ldr	r2, [r4, #4]
 8003d50:	42a3      	cmp	r3, r4
 8003d52:	bf0c      	ite	eq
 8003d54:	f8c8 2000 	streq.w	r2, [r8]
 8003d58:	605a      	strne	r2, [r3, #4]
 8003d5a:	e7eb      	b.n	8003d34 <_malloc_r+0xa8>
 8003d5c:	4623      	mov	r3, r4
 8003d5e:	6864      	ldr	r4, [r4, #4]
 8003d60:	e7ae      	b.n	8003cc0 <_malloc_r+0x34>
 8003d62:	463c      	mov	r4, r7
 8003d64:	687f      	ldr	r7, [r7, #4]
 8003d66:	e7b6      	b.n	8003cd6 <_malloc_r+0x4a>
 8003d68:	461a      	mov	r2, r3
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	42a3      	cmp	r3, r4
 8003d6e:	d1fb      	bne.n	8003d68 <_malloc_r+0xdc>
 8003d70:	2300      	movs	r3, #0
 8003d72:	6053      	str	r3, [r2, #4]
 8003d74:	e7de      	b.n	8003d34 <_malloc_r+0xa8>
 8003d76:	230c      	movs	r3, #12
 8003d78:	4630      	mov	r0, r6
 8003d7a:	6033      	str	r3, [r6, #0]
 8003d7c:	f000 f80c 	bl	8003d98 <__malloc_unlock>
 8003d80:	e794      	b.n	8003cac <_malloc_r+0x20>
 8003d82:	6005      	str	r5, [r0, #0]
 8003d84:	e7d6      	b.n	8003d34 <_malloc_r+0xa8>
 8003d86:	bf00      	nop
 8003d88:	20000290 	.word	0x20000290

08003d8c <__malloc_lock>:
 8003d8c:	4801      	ldr	r0, [pc, #4]	@ (8003d94 <__malloc_lock+0x8>)
 8003d8e:	f7ff bf10 	b.w	8003bb2 <__retarget_lock_acquire_recursive>
 8003d92:	bf00      	nop
 8003d94:	20000288 	.word	0x20000288

08003d98 <__malloc_unlock>:
 8003d98:	4801      	ldr	r0, [pc, #4]	@ (8003da0 <__malloc_unlock+0x8>)
 8003d9a:	f7ff bf0b 	b.w	8003bb4 <__retarget_lock_release_recursive>
 8003d9e:	bf00      	nop
 8003da0:	20000288 	.word	0x20000288

08003da4 <__sflush_r>:
 8003da4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	0716      	lsls	r6, r2, #28
 8003dac:	4605      	mov	r5, r0
 8003dae:	460c      	mov	r4, r1
 8003db0:	d454      	bmi.n	8003e5c <__sflush_r+0xb8>
 8003db2:	684b      	ldr	r3, [r1, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	dc02      	bgt.n	8003dbe <__sflush_r+0x1a>
 8003db8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	dd48      	ble.n	8003e50 <__sflush_r+0xac>
 8003dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003dc0:	2e00      	cmp	r6, #0
 8003dc2:	d045      	beq.n	8003e50 <__sflush_r+0xac>
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003dca:	682f      	ldr	r7, [r5, #0]
 8003dcc:	6a21      	ldr	r1, [r4, #32]
 8003dce:	602b      	str	r3, [r5, #0]
 8003dd0:	d030      	beq.n	8003e34 <__sflush_r+0x90>
 8003dd2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	0759      	lsls	r1, r3, #29
 8003dd8:	d505      	bpl.n	8003de6 <__sflush_r+0x42>
 8003dda:	6863      	ldr	r3, [r4, #4]
 8003ddc:	1ad2      	subs	r2, r2, r3
 8003dde:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003de0:	b10b      	cbz	r3, 8003de6 <__sflush_r+0x42>
 8003de2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003de4:	1ad2      	subs	r2, r2, r3
 8003de6:	2300      	movs	r3, #0
 8003de8:	4628      	mov	r0, r5
 8003dea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003dec:	6a21      	ldr	r1, [r4, #32]
 8003dee:	47b0      	blx	r6
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	89a3      	ldrh	r3, [r4, #12]
 8003df4:	d106      	bne.n	8003e04 <__sflush_r+0x60>
 8003df6:	6829      	ldr	r1, [r5, #0]
 8003df8:	291d      	cmp	r1, #29
 8003dfa:	d82b      	bhi.n	8003e54 <__sflush_r+0xb0>
 8003dfc:	4a28      	ldr	r2, [pc, #160]	@ (8003ea0 <__sflush_r+0xfc>)
 8003dfe:	40ca      	lsrs	r2, r1
 8003e00:	07d6      	lsls	r6, r2, #31
 8003e02:	d527      	bpl.n	8003e54 <__sflush_r+0xb0>
 8003e04:	2200      	movs	r2, #0
 8003e06:	6062      	str	r2, [r4, #4]
 8003e08:	6922      	ldr	r2, [r4, #16]
 8003e0a:	04d9      	lsls	r1, r3, #19
 8003e0c:	6022      	str	r2, [r4, #0]
 8003e0e:	d504      	bpl.n	8003e1a <__sflush_r+0x76>
 8003e10:	1c42      	adds	r2, r0, #1
 8003e12:	d101      	bne.n	8003e18 <__sflush_r+0x74>
 8003e14:	682b      	ldr	r3, [r5, #0]
 8003e16:	b903      	cbnz	r3, 8003e1a <__sflush_r+0x76>
 8003e18:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e1c:	602f      	str	r7, [r5, #0]
 8003e1e:	b1b9      	cbz	r1, 8003e50 <__sflush_r+0xac>
 8003e20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e24:	4299      	cmp	r1, r3
 8003e26:	d002      	beq.n	8003e2e <__sflush_r+0x8a>
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f7ff fec5 	bl	8003bb8 <_free_r>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e32:	e00d      	b.n	8003e50 <__sflush_r+0xac>
 8003e34:	2301      	movs	r3, #1
 8003e36:	4628      	mov	r0, r5
 8003e38:	47b0      	blx	r6
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	1c50      	adds	r0, r2, #1
 8003e3e:	d1c9      	bne.n	8003dd4 <__sflush_r+0x30>
 8003e40:	682b      	ldr	r3, [r5, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0c6      	beq.n	8003dd4 <__sflush_r+0x30>
 8003e46:	2b1d      	cmp	r3, #29
 8003e48:	d001      	beq.n	8003e4e <__sflush_r+0xaa>
 8003e4a:	2b16      	cmp	r3, #22
 8003e4c:	d11d      	bne.n	8003e8a <__sflush_r+0xe6>
 8003e4e:	602f      	str	r7, [r5, #0]
 8003e50:	2000      	movs	r0, #0
 8003e52:	e021      	b.n	8003e98 <__sflush_r+0xf4>
 8003e54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e58:	b21b      	sxth	r3, r3
 8003e5a:	e01a      	b.n	8003e92 <__sflush_r+0xee>
 8003e5c:	690f      	ldr	r7, [r1, #16]
 8003e5e:	2f00      	cmp	r7, #0
 8003e60:	d0f6      	beq.n	8003e50 <__sflush_r+0xac>
 8003e62:	0793      	lsls	r3, r2, #30
 8003e64:	bf18      	it	ne
 8003e66:	2300      	movne	r3, #0
 8003e68:	680e      	ldr	r6, [r1, #0]
 8003e6a:	bf08      	it	eq
 8003e6c:	694b      	ldreq	r3, [r1, #20]
 8003e6e:	1bf6      	subs	r6, r6, r7
 8003e70:	600f      	str	r7, [r1, #0]
 8003e72:	608b      	str	r3, [r1, #8]
 8003e74:	2e00      	cmp	r6, #0
 8003e76:	ddeb      	ble.n	8003e50 <__sflush_r+0xac>
 8003e78:	4633      	mov	r3, r6
 8003e7a:	463a      	mov	r2, r7
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	6a21      	ldr	r1, [r4, #32]
 8003e80:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003e84:	47e0      	blx	ip
 8003e86:	2800      	cmp	r0, #0
 8003e88:	dc07      	bgt.n	8003e9a <__sflush_r+0xf6>
 8003e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e92:	f04f 30ff 	mov.w	r0, #4294967295
 8003e96:	81a3      	strh	r3, [r4, #12]
 8003e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e9a:	4407      	add	r7, r0
 8003e9c:	1a36      	subs	r6, r6, r0
 8003e9e:	e7e9      	b.n	8003e74 <__sflush_r+0xd0>
 8003ea0:	20400001 	.word	0x20400001

08003ea4 <_fflush_r>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	690b      	ldr	r3, [r1, #16]
 8003ea8:	4605      	mov	r5, r0
 8003eaa:	460c      	mov	r4, r1
 8003eac:	b913      	cbnz	r3, 8003eb4 <_fflush_r+0x10>
 8003eae:	2500      	movs	r5, #0
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	bd38      	pop	{r3, r4, r5, pc}
 8003eb4:	b118      	cbz	r0, 8003ebe <_fflush_r+0x1a>
 8003eb6:	6a03      	ldr	r3, [r0, #32]
 8003eb8:	b90b      	cbnz	r3, 8003ebe <_fflush_r+0x1a>
 8003eba:	f7ff fc95 	bl	80037e8 <__sinit>
 8003ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f3      	beq.n	8003eae <_fflush_r+0xa>
 8003ec6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ec8:	07d0      	lsls	r0, r2, #31
 8003eca:	d404      	bmi.n	8003ed6 <_fflush_r+0x32>
 8003ecc:	0599      	lsls	r1, r3, #22
 8003ece:	d402      	bmi.n	8003ed6 <_fflush_r+0x32>
 8003ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ed2:	f7ff fe6e 	bl	8003bb2 <__retarget_lock_acquire_recursive>
 8003ed6:	4628      	mov	r0, r5
 8003ed8:	4621      	mov	r1, r4
 8003eda:	f7ff ff63 	bl	8003da4 <__sflush_r>
 8003ede:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ee0:	4605      	mov	r5, r0
 8003ee2:	07da      	lsls	r2, r3, #31
 8003ee4:	d4e4      	bmi.n	8003eb0 <_fflush_r+0xc>
 8003ee6:	89a3      	ldrh	r3, [r4, #12]
 8003ee8:	059b      	lsls	r3, r3, #22
 8003eea:	d4e1      	bmi.n	8003eb0 <_fflush_r+0xc>
 8003eec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eee:	f7ff fe61 	bl	8003bb4 <__retarget_lock_release_recursive>
 8003ef2:	e7dd      	b.n	8003eb0 <_fflush_r+0xc>

08003ef4 <__swhatbuf_r>:
 8003ef4:	b570      	push	{r4, r5, r6, lr}
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003efc:	4615      	mov	r5, r2
 8003efe:	2900      	cmp	r1, #0
 8003f00:	461e      	mov	r6, r3
 8003f02:	b096      	sub	sp, #88	@ 0x58
 8003f04:	da0c      	bge.n	8003f20 <__swhatbuf_r+0x2c>
 8003f06:	89a3      	ldrh	r3, [r4, #12]
 8003f08:	2100      	movs	r1, #0
 8003f0a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f0e:	bf14      	ite	ne
 8003f10:	2340      	movne	r3, #64	@ 0x40
 8003f12:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f16:	2000      	movs	r0, #0
 8003f18:	6031      	str	r1, [r6, #0]
 8003f1a:	602b      	str	r3, [r5, #0]
 8003f1c:	b016      	add	sp, #88	@ 0x58
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	466a      	mov	r2, sp
 8003f22:	f000 f849 	bl	8003fb8 <_fstat_r>
 8003f26:	2800      	cmp	r0, #0
 8003f28:	dbed      	blt.n	8003f06 <__swhatbuf_r+0x12>
 8003f2a:	9901      	ldr	r1, [sp, #4]
 8003f2c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003f30:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003f34:	4259      	negs	r1, r3
 8003f36:	4159      	adcs	r1, r3
 8003f38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f3c:	e7eb      	b.n	8003f16 <__swhatbuf_r+0x22>

08003f3e <__smakebuf_r>:
 8003f3e:	898b      	ldrh	r3, [r1, #12]
 8003f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f42:	079d      	lsls	r5, r3, #30
 8003f44:	4606      	mov	r6, r0
 8003f46:	460c      	mov	r4, r1
 8003f48:	d507      	bpl.n	8003f5a <__smakebuf_r+0x1c>
 8003f4a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f4e:	6023      	str	r3, [r4, #0]
 8003f50:	6123      	str	r3, [r4, #16]
 8003f52:	2301      	movs	r3, #1
 8003f54:	6163      	str	r3, [r4, #20]
 8003f56:	b003      	add	sp, #12
 8003f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f5a:	466a      	mov	r2, sp
 8003f5c:	ab01      	add	r3, sp, #4
 8003f5e:	f7ff ffc9 	bl	8003ef4 <__swhatbuf_r>
 8003f62:	9f00      	ldr	r7, [sp, #0]
 8003f64:	4605      	mov	r5, r0
 8003f66:	4639      	mov	r1, r7
 8003f68:	4630      	mov	r0, r6
 8003f6a:	f7ff fe8f 	bl	8003c8c <_malloc_r>
 8003f6e:	b948      	cbnz	r0, 8003f84 <__smakebuf_r+0x46>
 8003f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f74:	059a      	lsls	r2, r3, #22
 8003f76:	d4ee      	bmi.n	8003f56 <__smakebuf_r+0x18>
 8003f78:	f023 0303 	bic.w	r3, r3, #3
 8003f7c:	f043 0302 	orr.w	r3, r3, #2
 8003f80:	81a3      	strh	r3, [r4, #12]
 8003f82:	e7e2      	b.n	8003f4a <__smakebuf_r+0xc>
 8003f84:	89a3      	ldrh	r3, [r4, #12]
 8003f86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f8e:	81a3      	strh	r3, [r4, #12]
 8003f90:	9b01      	ldr	r3, [sp, #4]
 8003f92:	6020      	str	r0, [r4, #0]
 8003f94:	b15b      	cbz	r3, 8003fae <__smakebuf_r+0x70>
 8003f96:	4630      	mov	r0, r6
 8003f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f9c:	f000 f81e 	bl	8003fdc <_isatty_r>
 8003fa0:	b128      	cbz	r0, 8003fae <__smakebuf_r+0x70>
 8003fa2:	89a3      	ldrh	r3, [r4, #12]
 8003fa4:	f023 0303 	bic.w	r3, r3, #3
 8003fa8:	f043 0301 	orr.w	r3, r3, #1
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	89a3      	ldrh	r3, [r4, #12]
 8003fb0:	431d      	orrs	r5, r3
 8003fb2:	81a5      	strh	r5, [r4, #12]
 8003fb4:	e7cf      	b.n	8003f56 <__smakebuf_r+0x18>
	...

08003fb8 <_fstat_r>:
 8003fb8:	b538      	push	{r3, r4, r5, lr}
 8003fba:	2300      	movs	r3, #0
 8003fbc:	4d06      	ldr	r5, [pc, #24]	@ (8003fd8 <_fstat_r+0x20>)
 8003fbe:	4604      	mov	r4, r0
 8003fc0:	4608      	mov	r0, r1
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	602b      	str	r3, [r5, #0]
 8003fc6:	f7fc fc8d 	bl	80008e4 <_fstat>
 8003fca:	1c43      	adds	r3, r0, #1
 8003fcc:	d102      	bne.n	8003fd4 <_fstat_r+0x1c>
 8003fce:	682b      	ldr	r3, [r5, #0]
 8003fd0:	b103      	cbz	r3, 8003fd4 <_fstat_r+0x1c>
 8003fd2:	6023      	str	r3, [r4, #0]
 8003fd4:	bd38      	pop	{r3, r4, r5, pc}
 8003fd6:	bf00      	nop
 8003fd8:	20000284 	.word	0x20000284

08003fdc <_isatty_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	2300      	movs	r3, #0
 8003fe0:	4d05      	ldr	r5, [pc, #20]	@ (8003ff8 <_isatty_r+0x1c>)
 8003fe2:	4604      	mov	r4, r0
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	602b      	str	r3, [r5, #0]
 8003fe8:	f7fc fc8b 	bl	8000902 <_isatty>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d102      	bne.n	8003ff6 <_isatty_r+0x1a>
 8003ff0:	682b      	ldr	r3, [r5, #0]
 8003ff2:	b103      	cbz	r3, 8003ff6 <_isatty_r+0x1a>
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	bd38      	pop	{r3, r4, r5, pc}
 8003ff8:	20000284 	.word	0x20000284

08003ffc <_sbrk_r>:
 8003ffc:	b538      	push	{r3, r4, r5, lr}
 8003ffe:	2300      	movs	r3, #0
 8004000:	4d05      	ldr	r5, [pc, #20]	@ (8004018 <_sbrk_r+0x1c>)
 8004002:	4604      	mov	r4, r0
 8004004:	4608      	mov	r0, r1
 8004006:	602b      	str	r3, [r5, #0]
 8004008:	f7fc fc92 	bl	8000930 <_sbrk>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d102      	bne.n	8004016 <_sbrk_r+0x1a>
 8004010:	682b      	ldr	r3, [r5, #0]
 8004012:	b103      	cbz	r3, 8004016 <_sbrk_r+0x1a>
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	bd38      	pop	{r3, r4, r5, pc}
 8004018:	20000284 	.word	0x20000284

0800401c <_init>:
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800401e:	bf00      	nop
 8004020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004022:	bc08      	pop	{r3}
 8004024:	469e      	mov	lr, r3
 8004026:	4770      	bx	lr

08004028 <_fini>:
 8004028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402a:	bf00      	nop
 800402c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800402e:	bc08      	pop	{r3}
 8004030:	469e      	mov	lr, r3
 8004032:	4770      	bx	lr
