Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: scroll.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "scroll.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "scroll"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : scroll
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\noraw\Documents\VHDL\SusS\x7.vhd" into library work
Parsing entity <x7>.
Parsing architecture <Behavioral> of entity <x7>.
Parsing VHDL file "C:\Users\noraw\Documents\VHDL\SusS\P7.vhd" into library work
Parsing entity <P7>.
Parsing architecture <Behavioral> of entity <p7>.
Parsing VHDL file "C:\Users\noraw\Documents\VHDL\SusS\scroll.vhd" into library work
Parsing entity <scroll>.
Parsing architecture <Behavioral> of entity <scroll>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <scroll> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\noraw\Documents\VHDL\SusS\scroll.vhd" Line 13: <clkdiv> remains a black-box since it has no binding entity.

Elaborating entity <P7> (architecture <Behavioral>) from library <work>.

Elaborating entity <x7> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scroll>.
    Related source file is "C:\Users\noraw\Documents\VHDL\SusS\scroll.vhd".
    Summary:
	no macro.
Unit <scroll> synthesized.

Synthesizing Unit <P7>.
    Related source file is "C:\Users\noraw\Documents\VHDL\SusS\P7.vhd".
    Found 52-bit register for signal <msg_array>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <P7> synthesized.

Synthesizing Unit <x7>.
    Related source file is "C:\Users\noraw\Documents\VHDL\SusS\x7.vhd".
    Found 2-bit register for signal <s>.
    Found 2-bit adder for signal <s[1]_GND_8_o_add_6_OUT> created at line 60.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 33.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <x7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 2
 2-bit register                                        : 1
 52-bit register                                       : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <x7>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <scroll> ...

Optimizing unit <P7> ...

Optimizing unit <x7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block scroll, actual ratio is 0.

Final Macro Processing ...

Processing Unit <scroll> :
	Found 5-bit shift register for signal <U2/msg_array_12>.
	Found 4-bit shift register for signal <U2/msg_array_17>.
	Found 5-bit shift register for signal <U2/msg_array_32>.
	Found 5-bit shift register for signal <U2/msg_array_33>.
	Found 5-bit shift register for signal <U2/msg_array_34>.
	Found 4-bit shift register for signal <U2/msg_array_39>.
Unit <scroll> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26
# Shift Registers                                      : 6
 4-bit shift register                                  : 2
 5-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : scroll.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 11
#      LUT4                        : 7
#      LUT6                        : 4
#      VCC                         : 1
# FlipFlops/Latches                : 43
#      FDC                         : 18
#      FDCE                        : 7
#      FDE                         : 3
#      FDP                         : 8
#      FDPE                        : 7
# Shift Registers                  : 6
#      SRLC16E                     : 6
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
# Others                           : 1
#      clkdiv                      : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  126800     0%  
 Number of Slice LUTs:                   29  out of  63400     0%  
    Number used as Logic:                23  out of  63400     0%  
    Number used as Memory:                6  out of  19000     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     52
   Number with an unused Flip Flop:       9  out of     52    17%  
   Number with an unused LUT:            23  out of     52    44%  
   Number of fully used LUT-FF pairs:    20  out of     52    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk3                               | NONE(U2/msg_array_0)   | 47    |
clk190                             | NONE(U3/s_1)           | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.790ns (Maximum Frequency: 558.566MHz)
   Minimum input arrival time before clock: 0.737ns
   Maximum output required time after clock: 2.153ns
   Maximum combinational path delay: 0.388ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk3'
  Clock period: 1.790ns (frequency: 558.566MHz)
  Total number of paths / destination ports: 51 / 45
-------------------------------------------------------------------------
Delay:               1.790ns (Levels of Logic = 1)
  Source:            U2/Mshreg_msg_array_34 (FF)
  Destination:       U2/msg_array_34 (FF)
  Source Clock:      clk3 rising
  Destination Clock: clk3 rising

  Data Path: U2/Mshreg_msg_array_34 to U2/msg_array_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.306   0.379  U2/Mshreg_msg_array_34 (U2/Mshreg_msg_array_34)
     LUT2:I0->O            1   0.097   0.000  U2/Mshreg_msg_array_341 (U2/Mshreg_msg_array_341)
     FDCE:D                    0.008          U2/msg_array_34
    ----------------------------------------
    Total                      1.790ns (1.411ns logic, 0.379ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk190'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            U3/s_0 (FF)
  Destination:       U3/s_0 (FF)
  Source Clock:      clk190 rising
  Destination Clock: clk190 rising

  Data Path: U3/s_0 to U3/s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.321  U3/s_0 (U3/s_0)
     INV:I->O              1   0.113   0.279  U3/Mcount_s_xor<0>11_INV_0 (U3/Result<0>)
     FDC:D                     0.008          U3/s_0
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk3'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            btn<3> (PAD)
  Destination:       U2/msg_array_0 (FF)
  Destination Clock: clk3 rising

  Data Path: btn<3> to U2/msg_array_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.387  btn_3_IBUF (btn_3_IBUF)
     FDC:CLR                   0.349          U2/msg_array_35
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk190'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            btn<3> (PAD)
  Destination:       U3/s_1 (FF)
  Destination Clock: clk190 rising

  Data Path: btn<3> to U3/s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.387  btn_3_IBUF (btn_3_IBUF)
     FDC:CLR                   0.349          U3/s_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk190'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              2.153ns (Levels of Logic = 3)
  Source:            U3/s_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk190 rising

  Data Path: U3/s_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.735  U3/s_0 (U3/s_0)
     LUT6:I0->O            7   0.097   0.584  U3/Mmux_digit<3>11 (U3/digit<3>)
     LUT4:I0->O            1   0.097   0.279  U3/Mram_a_to_g21 (a_to_g_2_OBUF)
     OBUF:I->O                 0.000          a_to_g_2_OBUF (a_to_g<2>)
    ----------------------------------------
    Total                      2.153ns (0.555ns logic, 1.598ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk3'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              1.979ns (Levels of Logic = 3)
  Source:            U2/msg_array_7 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk3 rising

  Data Path: U2/msg_array_7 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.561  U2/msg_array_7 (U2/msg_array_7)
     LUT6:I2->O            7   0.097   0.584  U3/Mmux_digit<1>11 (U3/digit<1>)
     LUT4:I0->O            1   0.097   0.279  U3/Mram_a_to_g61 (a_to_g_6_OBUF)
     OBUF:I->O                 0.000          a_to_g_6_OBUF (a_to_g<6>)
    ----------------------------------------
    Total                      1.979ns (0.555ns logic, 1.424ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.388ns (Levels of Logic = 1)
  Source:            btn<3> (PAD)
  Destination:       U1:clr (PAD)

  Data Path: btn<3> to U1:clr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.387  btn_3_IBUF (btn_3_IBUF)
    clkdiv:clr                 0.000          U1
    ----------------------------------------
    Total                      0.388ns (0.001ns logic, 0.387ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk190
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk190         |    1.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk3           |    1.790|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.87 secs
 
--> 

Total memory usage is 409016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

