# FPGA-Sobel-Edge-Detection-Pipeline-with-VHDL-Simulation-Benchmark
A VHDL implementation of the Sobel edge detection algorithm featuring a 3x3 windowing pipeline with line buffers written for xc7a100tcsg324-1. Also includes a simulation benchmark.
