FIRRTL version 1.2.0
circuit AluAccu :
  module AluAccu :
    input clock : Clock
    input reset : UInt<1>
    input io_op : UInt<3> @[src/main/scala/AluAccu.scala 5:14]
    input io_din : UInt<32> @[src/main/scala/AluAccu.scala 5:14]
    input io_enaMask : UInt<4> @[src/main/scala/AluAccu.scala 5:14]
    input io_enaByte : UInt<1> @[src/main/scala/AluAccu.scala 5:14]
    input io_enaHalf : UInt<1> @[src/main/scala/AluAccu.scala 5:14]
    input io_off : UInt<2> @[src/main/scala/AluAccu.scala 5:14]
    output io_accu : UInt<32> @[src/main/scala/AluAccu.scala 5:14]

    reg accuReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), accuReg) @[src/main/scala/AluAccu.scala 15:24]
    node _T = eq(UInt<1>("h0"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _T_1 = eq(UInt<1>("h1"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T = add(accuReg, io_din) @[src/main/scala/AluAccu.scala 37:16]
    node _res_T_1 = tail(_res_T, 1) @[src/main/scala/AluAccu.scala 37:16]
    node _T_2 = eq(UInt<2>("h2"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T_2 = sub(accuReg, io_din) @[src/main/scala/AluAccu.scala 40:16]
    node _res_T_3 = tail(_res_T_2, 1) @[src/main/scala/AluAccu.scala 40:16]
    node _T_3 = eq(UInt<2>("h3"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T_4 = and(accuReg, io_din) @[src/main/scala/AluAccu.scala 43:16]
    node _T_4 = eq(UInt<3>("h4"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T_5 = or(accuReg, io_din) @[src/main/scala/AluAccu.scala 46:16]
    node _T_5 = eq(UInt<3>("h5"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T_6 = xor(accuReg, io_din) @[src/main/scala/AluAccu.scala 49:16]
    node _T_6 = eq(UInt<3>("h6"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _T_7 = eq(UInt<3>("h7"), io_op) @[src/main/scala/AluAccu.scala 32:14]
    node _res_T_7 = shr(accuReg, 1) @[src/main/scala/AluAccu.scala 55:16]
    node _GEN_0 = mux(_T_7, _res_T_7, accuReg) @[src/main/scala/AluAccu.scala 32:14 55:11 20:24]
    node _GEN_1 = mux(_T_6, io_din, _GEN_0) @[src/main/scala/AluAccu.scala 32:14 52:11]
    node _GEN_2 = mux(_T_5, _res_T_6, _GEN_1) @[src/main/scala/AluAccu.scala 32:14 49:11]
    node _GEN_3 = mux(_T_4, _res_T_5, _GEN_2) @[src/main/scala/AluAccu.scala 32:14 46:11]
    node _GEN_4 = mux(_T_3, _res_T_4, _GEN_3) @[src/main/scala/AluAccu.scala 32:14 43:11]
    node _GEN_5 = mux(_T_2, _res_T_3, _GEN_4) @[src/main/scala/AluAccu.scala 32:14 40:11]
    node _GEN_6 = mux(_T_1, _res_T_1, _GEN_5) @[src/main/scala/AluAccu.scala 32:14 37:11]
    node _GEN_7 = mux(_T, accuReg, _GEN_6) @[src/main/scala/AluAccu.scala 32:14 34:11]
    node res = _GEN_7 @[src/main/scala/AluAccu.scala 20:24]
    node _byte_T = bits(res, 7, 0) @[src/main/scala/AluAccu.scala 60:29]
    node _half_T = bits(res, 15, 0) @[src/main/scala/AluAccu.scala 61:29]
    node _T_8 = eq(io_off, UInt<1>("h1")) @[src/main/scala/AluAccu.scala 64:15]
    node _byte_T_1 = bits(res, 15, 8) @[src/main/scala/AluAccu.scala 65:16]
    node _T_9 = eq(io_off, UInt<2>("h2")) @[src/main/scala/AluAccu.scala 66:22]
    node _byte_T_2 = bits(res, 23, 16) @[src/main/scala/AluAccu.scala 67:16]
    node _half_T_1 = bits(res, 31, 16) @[src/main/scala/AluAccu.scala 68:16]
    node _T_10 = eq(io_off, UInt<2>("h3")) @[src/main/scala/AluAccu.scala 69:22]
    node _byte_T_3 = bits(res, 31, 24) @[src/main/scala/AluAccu.scala 70:16]
    node _byte_T_4 = bits(res, 7, 0) @[src/main/scala/AluAccu.scala 72:16]
    node _half_T_2 = bits(res, 15, 0) @[src/main/scala/AluAccu.scala 73:16]
    node _GEN_8 = mux(_T_10, _byte_T_3, _byte_T_4) @[src/main/scala/AluAccu.scala 69:31 70:10 72:10]
    node _GEN_9 = mux(_T_10, _half_T, _half_T_2) @[src/main/scala/AluAccu.scala 61:25 69:31 73:10]
    node _GEN_10 = mux(_T_9, _byte_T_2, _GEN_8) @[src/main/scala/AluAccu.scala 66:31 67:10]
    node _GEN_11 = mux(_T_9, _half_T_1, _GEN_9) @[src/main/scala/AluAccu.scala 66:31 68:10]
    node _GEN_12 = mux(_T_8, _byte_T_1, _GEN_10) @[src/main/scala/AluAccu.scala 64:24 65:10]
    node _GEN_13 = mux(_T_8, _half_T, _GEN_11) @[src/main/scala/AluAccu.scala 64:24 61:25]
    node byte = _GEN_12 @[src/main/scala/AluAccu.scala 60:25]
    node _signExt_T = asSInt(byte) @[src/main/scala/AluAccu.scala 80:21]
    node half = _GEN_13 @[src/main/scala/AluAccu.scala 61:25]
    node _signExt_T_1 = asSInt(half) @[src/main/scala/AluAccu.scala 82:21]
    node _GEN_14 = mux(io_enaByte, _signExt_T, _signExt_T_1) @[src/main/scala/AluAccu.scala 79:20 80:13 82:13]
    node _split_0_T = bits(io_enaMask, 0, 0) @[src/main/scala/AluAccu.scala 88:31]
    node _split_0_T_1 = bits(res, 7, 0) @[src/main/scala/AluAccu.scala 88:39]
    node _split_0_T_2 = bits(accuReg, 7, 0) @[src/main/scala/AluAccu.scala 88:66]
    node _split_0_T_3 = mux(_split_0_T, _split_0_T_1, _split_0_T_2) @[src/main/scala/AluAccu.scala 88:20]
    node _split_1_T = bits(io_enaMask, 1, 1) @[src/main/scala/AluAccu.scala 88:31]
    node _split_1_T_1 = bits(res, 15, 8) @[src/main/scala/AluAccu.scala 88:39]
    node _split_1_T_2 = bits(accuReg, 15, 8) @[src/main/scala/AluAccu.scala 88:66]
    node _split_1_T_3 = mux(_split_1_T, _split_1_T_1, _split_1_T_2) @[src/main/scala/AluAccu.scala 88:20]
    node _split_2_T = bits(io_enaMask, 2, 2) @[src/main/scala/AluAccu.scala 88:31]
    node _split_2_T_1 = bits(res, 23, 16) @[src/main/scala/AluAccu.scala 88:39]
    node _split_2_T_2 = bits(accuReg, 23, 16) @[src/main/scala/AluAccu.scala 88:66]
    node _split_2_T_3 = mux(_split_2_T, _split_2_T_1, _split_2_T_2) @[src/main/scala/AluAccu.scala 88:20]
    node _split_3_T = bits(io_enaMask, 3, 3) @[src/main/scala/AluAccu.scala 88:31]
    node _split_3_T_1 = bits(res, 31, 24) @[src/main/scala/AluAccu.scala 88:39]
    node _split_3_T_2 = bits(accuReg, 31, 24) @[src/main/scala/AluAccu.scala 88:66]
    node _split_3_T_3 = mux(_split_3_T, _split_3_T_1, _split_3_T_2) @[src/main/scala/AluAccu.scala 88:20]
    node _T_11 = or(io_enaByte, io_enaHalf) @[src/main/scala/AluAccu.scala 92:20]
    node _T_12 = orr(io_enaMask) @[src/main/scala/AluAccu.scala 92:49]
    node _T_13 = and(_T_11, _T_12) @[src/main/scala/AluAccu.scala 92:35]
    node signExt = pad(_GEN_14, 32) @[src/main/scala/AluAccu.scala 77:21]
    node _accuReg_T = asUInt(signExt) @[src/main/scala/AluAccu.scala 93:24]
    node split_1 = _split_1_T_3 @[src/main/scala/AluAccu.scala 86:19 88:14]
    node split_0 = _split_0_T_3 @[src/main/scala/AluAccu.scala 86:19 88:14]
    node accuReg_lo = cat(split_1, split_0) @[src/main/scala/AluAccu.scala 95:19]
    node split_3 = _split_3_T_3 @[src/main/scala/AluAccu.scala 86:19 88:14]
    node split_2 = _split_2_T_3 @[src/main/scala/AluAccu.scala 86:19 88:14]
    node accuReg_hi = cat(split_3, split_2) @[src/main/scala/AluAccu.scala 95:19]
    node _accuReg_T_1 = cat(accuReg_hi, accuReg_lo) @[src/main/scala/AluAccu.scala 95:19]
    node _GEN_15 = mux(_T_13, _accuReg_T, _accuReg_T_1) @[src/main/scala/AluAccu.scala 92:54 93:13 95:13]
    io_accu <= accuReg @[src/main/scala/AluAccu.scala 97:11]
    accuReg <= mux(reset, UInt<32>("h0"), _GEN_15) @[src/main/scala/AluAccu.scala 15:{24,24}]
