INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/mux/mux.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/mux/mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/mux/mux.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
