{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 09:12:18 2024 " "Info: Processing started: Tue Apr 30 09:12:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp10 -c exp10 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp10 -c exp10 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0 register IR\[14\]~reg0 201.41 MHz 4.965 ns Internal " "Info: Clock \"clock\" has Internal fmax of 201.41 MHz between source memory \"altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"IR\[14\]~reg0\" (period= 4.965 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.698 ns + Longest memory register " "Info: + Longest memory to register delay is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X23_Y4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y4; Fanout = 16; MEM Node = 'altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r9n1.tdf" "" { Text "C:/Users/OC/Desktop/exp#10/db/altsyncram_r9n1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a14 2 MEM M4K_X23_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 } "NODE_NAME" } } { "db/altsyncram_r9n1.tdf" "" { Text "C:/Users/OC/Desktop/exp#10/db/altsyncram_r9n1.tdf" 485 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.438 ns) 3.865 ns MBR\[14\]~14 3 COMB LCCOMB_X22_Y4_N12 2 " "Info: 3: + IC(0.436 ns) + CELL(0.438 ns) = 3.865 ns; Loc. = LCCOMB_X22_Y4_N12; Fanout = 2; COMB Node = 'MBR\[14\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 MBR[14]~14 } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.366 ns) 4.698 ns IR\[14\]~reg0 4 REG LCFF_X21_Y4_N29 7 " "Info: 4: + IC(0.467 ns) + CELL(0.366 ns) = 4.698 ns; Loc. = LCFF_X21_Y4_N29; Fanout = 7; REG Node = 'IR\[14\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { MBR[14]~14 IR[14]~reg0 } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.795 ns ( 80.78 % ) " "Info: Total cell delay = 3.795 ns ( 80.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 19.22 % ) " "Info: Total interconnect delay = 0.903 ns ( 19.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 MBR[14]~14 IR[14]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 {} MBR[14]~14 {} IR[14]~reg0 {} } { 0.000ns 0.000ns 0.436ns 0.467ns } { 0.000ns 2.991ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.094 ns - Smallest " "Info: - Smallest clock skew is -0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.349 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.537 ns) 2.349 ns IR\[14\]~reg0 3 REG LCFF_X21_Y4_N29 7 " "Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X21_Y4_N29; Fanout = 7; REG Node = 'IR\[14\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { clock~clkctrl IR[14]~reg0 } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.54 % ) " "Info: Total cell delay = 1.516 ns ( 64.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 35.46 % ) " "Info: Total interconnect delay = 0.833 ns ( 35.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock clock~clkctrl IR[14]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clock {} clock~combout {} clock~clkctrl {} IR[14]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.443 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.689 ns) 2.443 ns altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X23_Y4 16 " "Info: 3: + IC(0.653 ns) + CELL(0.689 ns) = 2.443 ns; Loc. = M4K_X23_Y4; Fanout = 16; MEM Node = 'altsyncram:Memory_rtl_0\|altsyncram_r9n1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { clock~clkctrl altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r9n1.tdf" "" { Text "C:/Users/OC/Desktop/exp#10/db/altsyncram_r9n1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 68.28 % ) " "Info: Total cell delay = 1.668 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.775 ns ( 31.72 % ) " "Info: Total interconnect delay = 0.775 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { clock clock~clkctrl altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.443 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock clock~clkctrl IR[14]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clock {} clock~combout {} clock~clkctrl {} IR[14]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { clock clock~clkctrl altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.443 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_r9n1.tdf" "" { Text "C:/Users/OC/Desktop/exp#10/db/altsyncram_r9n1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 MBR[14]~14 IR[14]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a14 {} MBR[14]~14 {} IR[14]~reg0 {} } { 0.000ns 0.000ns 0.436ns 0.467ns } { 0.000ns 2.991ns 0.438ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clock clock~clkctrl IR[14]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clock {} clock~combout {} clock~clkctrl {} IR[14]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.711ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { clock clock~clkctrl altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.443 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:Memory_rtl_0|altsyncram_r9n1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock IR\[1\] IR\[1\]~reg0 7.235 ns register " "Info: tco from clock \"clock\" to destination pin \"IR\[1\]\" through register \"IR\[1\]~reg0\" is 7.235 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.354 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.354 ns IR\[1\]~reg0 3 REG LCFF_X24_Y4_N27 2 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 2; REG Node = 'IR\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { clock~clkctrl IR[1]~reg0 } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.40 % ) " "Info: Total cell delay = 1.516 ns ( 64.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.60 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl IR[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} IR[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.631 ns + Longest register pin " "Info: + Longest register to pin delay is 4.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR\[1\]~reg0 1 REG LCFF_X24_Y4_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 2; REG Node = 'IR\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1]~reg0 } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(2.602 ns) 4.631 ns IR\[1\] 2 PIN PIN_J4 0 " "Info: 2: + IC(2.029 ns) + CELL(2.602 ns) = 4.631 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'IR\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { IR[1]~reg0 IR[1] } "NODE_NAME" } } { "SIMCOMP121.v" "" { Text "C:/Users/OC/Desktop/exp#10/SIMCOMP121.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 56.19 % ) " "Info: Total cell delay = 2.602 ns ( 56.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.029 ns ( 43.81 % ) " "Info: Total interconnect delay = 2.029 ns ( 43.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { IR[1]~reg0 IR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { IR[1]~reg0 {} IR[1] {} } { 0.000ns 2.029ns } { 0.000ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl IR[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} IR[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { IR[1]~reg0 IR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { IR[1]~reg0 {} IR[1] {} } { 0.000ns 2.029ns } { 0.000ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 09:12:19 2024 " "Info: Processing ended: Tue Apr 30 09:12:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
