--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Programas\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enter1      |    1.013(R)|    0.930(R)|clk_BUFGP         |   0.000|
enter2      |    0.607(R)|    0.827(R)|clk_BUFGP         |   0.000|
reset       |    1.028(R)|    0.669(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digits<0>   |   13.208(R)|clk_BUFGP         |   0.000|
digits<1>   |   11.517(R)|clk_BUFGP         |   0.000|
digits<2>   |   11.782(R)|clk_BUFGP         |   0.000|
digits<3>   |   12.772(R)|clk_BUFGP         |   0.000|
segments<0> |   13.630(R)|clk_BUFGP         |   0.000|
segments<1> |   13.831(R)|clk_BUFGP         |   0.000|
segments<2> |   14.075(R)|clk_BUFGP         |   0.000|
segments<3> |   14.014(R)|clk_BUFGP         |   0.000|
segments<4> |   14.241(R)|clk_BUFGP         |   0.000|
segments<5> |   14.131(R)|clk_BUFGP         |   0.000|
segments<6> |   13.926(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.718|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 09 14:00:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



