-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111111011000100001111";
    constant ap_const_lv32_3F7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110000101001111111000";
    constant ap_const_lv32_3F676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011001110110101111011000";
    constant ap_const_lv32_3F4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010011011001111100000010";
    constant ap_const_lv32_3F2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "00111111001010111110101101001010";
    constant ap_const_lv32_3F039C3D : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000111001110000111101";
    constant ap_const_lv32_3EAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101011000111110011010100";
    constant ap_const_lv32_3E164083 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000101100100000010000011";
    constant ap_const_lv32_BD48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "10111101010010001111101100110000";
    constant ap_const_lv32_BE78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "10111110011110001100111111001100";
    constant ap_const_lv32_BEDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110110101110100010000000";
    constant ap_const_lv32_BF187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "10111111000110000111111111000000";
    constant ap_const_lv32_BF3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001111011010111011111001";
    constant ap_const_lv32_BF5B941A : STD_LOGIC_VECTOR (31 downto 0) := "10111111010110111001010000011010";
    constant ap_const_lv32_BF710908 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011100010000100100001000";
    constant ap_const_lv32_BF7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111010011101010101100";
    constant ap_const_lv32_3F7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111101100010001101101";
    constant ap_const_lv32_3F74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "00111111011101001111101000001011";
    constant ap_const_lv32_3F61C598 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011000011100010110011000";
    constant ap_const_lv32_3F45E403 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010001011110010000000011";
    constant ap_const_lv32_3F226799 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001000100110011110011001";
    constant ap_const_lv32_3EF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "00111110111100010101101011101010";
    constant ap_const_lv32_3E94A031 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100101001010000000110001";
    constant ap_const_lv32_3DC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010001011110100110110";
    constant ap_const_lv32_BDC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "10111101110010001011110100110110";
    constant ap_const_lv32_BE94A031 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100101001010000000110001";
    constant ap_const_lv32_BEF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "10111110111100010101101011101010";
    constant ap_const_lv32_BF226799 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001000100110011110011001";
    constant ap_const_lv32_BF45E403 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010001011110010000000011";
    constant ap_const_lv32_BF61C598 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011000011100010110011000";
    constant ap_const_lv32_BF74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "10111111011101001111101000001011";
    constant ap_const_lv32_BF7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111101100010001101101";
    constant ap_const_lv32_3F7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111010011101010101100";
    constant ap_const_lv32_3F710908 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011100010000100100001000";
    constant ap_const_lv32_3F5B941A : STD_LOGIC_VECTOR (31 downto 0) := "00111111010110111001010000011010";
    constant ap_const_lv32_3F3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001111011010111011111001";
    constant ap_const_lv32_3F187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000110000111111111000000";
    constant ap_const_lv32_3EDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110110101110100010000000";
    constant ap_const_lv32_3E78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110001100111111001100";
    constant ap_const_lv32_3D48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "00111101010010001111101100110000";
    constant ap_const_lv32_BE164083 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000101100100000010000011";
    constant ap_const_lv32_BEAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "10111110101011000111110011010100";
    constant ap_const_lv32_BF039C3D : STD_LOGIC_VECTOR (31 downto 0) := "10111111000000111001110000111101";
    constant ap_const_lv32_BF2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "10111111001010111110101101001010";
    constant ap_const_lv32_BF4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010011011001111100000010";
    constant ap_const_lv32_BF676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011001110110101111011000";
    constant ap_const_lv32_BF7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110000101001111111000";
    constant ap_const_lv32_BF7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111111011000100001111";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln368_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal trunc_ln371_fu_980_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln371_reg_2155 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln371_reg_2155_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln371_reg_2155_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln371_reg_2155_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_2159 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_2159_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_1056_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_2167 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_2167_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln381_fu_1156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_2175_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2187_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tw_16_i_fu_1214_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_16_i_reg_2259 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_16_i_reg_2259_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_i_fu_1286_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_i_reg_2267 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_i_reg_2267_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1358_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2275 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2275_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_17_i_fu_1430_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_17_i_reg_2283 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_17_i_reg_2283_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_19_i_fu_1502_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_19_i_reg_2291 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_19_i_reg_2291_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_fu_1574_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_reg_2299 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_reg_2299_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln371_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_reg_2327 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal d0_real_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2336_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2336_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2344 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2344_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2344_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2352 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2352_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_4_reg_2362 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_4_reg_2362_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_830_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_2368 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_fu_835_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_2374 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1_reg_2388 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2420 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_4_i_fu_840_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_4_i_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_4_i_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_4_i_reg_2442 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_5_i_fu_850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_5_i_reg_2456 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_5_i_fu_855_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_5_i_reg_2462 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_reg_2482 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_4_fu_1831_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_2493 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_2498 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_8_i_reg_2503 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_877_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_8_i_reg_2511 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_9_i_reg_2519 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_9_i_reg_2527 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_6_reg_2535 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_891_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_6_reg_2543 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_2551 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_2557 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_4_i_reg_2563 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_4_i_reg_2569 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_5_i_reg_2575 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_808_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_5_i_reg_2581 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_2_reg_2587 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_2_reg_2593 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln371193_phi_fu_723_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_d1_real_5_phi_fu_733_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_5_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_5_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_5_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_5_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_5_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred588_state3 : BOOLEAN;
    signal ap_phi_mux_d1_imag_5_phi_fu_745_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_5_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_5_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_5_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_5_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_5_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten190_fu_304 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln368_1_fu_958_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten190_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m191_fu_308 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal m_fu_972_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_m191_load : STD_LOGIC_VECTOR (8 downto 0);
    signal k192_fu_312 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal k_fu_1694_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_k192_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln368194_fu_316 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln368_fu_1714_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln368194_load : STD_LOGIC_VECTOR (8 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1_local : STD_LOGIC;
    signal grp_fu_754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1_local : STD_LOGIC;
    signal grp_fu_776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1_local : STD_LOGIC;
    signal grp_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1_local : STD_LOGIC;
    signal grp_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1_local : STD_LOGIC;
    signal grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1_local : STD_LOGIC;
    signal grp_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1_local : STD_LOGIC;
    signal grp_fu_799_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1_local : STD_LOGIC;
    signal grp_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0_local : STD_LOGIC;
    signal grp_fu_754_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_754_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_766_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_776_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_794_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_794_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_808_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_808_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_812_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_812_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_877_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_877_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln368_fu_964_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_fu_984_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_1056_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1128_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1138_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_fu_1148_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1168_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln7_fu_1176_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_i_fu_1286_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1358_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_17_i_fu_1430_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_19_i_fu_1502_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_fu_1574_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_fu_1802_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_1805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln16_fu_1819_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1823_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_754_ce : STD_LOGIC;
    signal pre_grp_fu_754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_754_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_ce : STD_LOGIC;
    signal pre_grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_760_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_766_ce : STD_LOGIC;
    signal pre_grp_fu_766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_766_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_ce : STD_LOGIC;
    signal pre_grp_fu_771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_771_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_776_ce : STD_LOGIC;
    signal pre_grp_fu_776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_776_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_ce : STD_LOGIC;
    signal pre_grp_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_781_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_ce : STD_LOGIC;
    signal pre_grp_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_786_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_ce : STD_LOGIC;
    signal pre_grp_fu_790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_790_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_794_ce : STD_LOGIC;
    signal pre_grp_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_794_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_ce : STD_LOGIC;
    signal pre_grp_fu_799_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_799_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_ce : STD_LOGIC;
    signal pre_grp_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_804_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_808_ce : STD_LOGIC;
    signal pre_grp_fu_808_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_808_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_812_ce : STD_LOGIC;
    signal pre_grp_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_812_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_ce : STD_LOGIC;
    signal pre_grp_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_817_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_ce : STD_LOGIC;
    signal pre_grp_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_822_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_ce : STD_LOGIC;
    signal pre_grp_fu_826_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_826_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_362 : BOOLEAN;
    signal ap_condition_1566 : BOOLEAN;
    signal ap_condition_377 : BOOLEAN;
    signal c_fu_984_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_984_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_fu_1056_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_16_i_fu_1214_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_18_i_fu_1286_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_1358_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_17_i_fu_1430_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_19_i_fu_1502_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_9_fu_1574_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_sparsemux_33_6_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U289 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_754_p0,
        din1 => grp_fu_754_p1,
        ce => grp_fu_754_ce,
        dout => pre_grp_fu_754_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U290 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_760_p0,
        din1 => grp_fu_760_p1,
        ce => grp_fu_760_ce,
        dout => pre_grp_fu_760_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U291 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_766_p0,
        din1 => grp_fu_766_p1,
        ce => grp_fu_766_ce,
        dout => pre_grp_fu_766_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U292 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_771_p0,
        din1 => grp_fu_771_p1,
        ce => grp_fu_771_ce,
        dout => pre_grp_fu_771_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U293 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_776_p0,
        din1 => grp_fu_776_p1,
        ce => grp_fu_776_ce,
        dout => pre_grp_fu_776_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U294 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_781_p0,
        din1 => grp_fu_781_p1,
        ce => grp_fu_781_ce,
        dout => pre_grp_fu_781_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U295 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_786_p0,
        din1 => grp_fu_786_p1,
        ce => grp_fu_786_ce,
        dout => pre_grp_fu_786_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U296 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_790_p0,
        din1 => grp_fu_790_p1,
        ce => grp_fu_790_ce,
        dout => pre_grp_fu_790_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U297 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_794_p0,
        din1 => grp_fu_794_p1,
        ce => grp_fu_794_ce,
        dout => pre_grp_fu_794_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U298 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_799_p0,
        din1 => grp_fu_799_p1,
        ce => grp_fu_799_ce,
        dout => pre_grp_fu_799_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U299 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_804_p0,
        din1 => grp_fu_804_p1,
        ce => grp_fu_804_ce,
        dout => pre_grp_fu_804_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U300 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_808_p0,
        din1 => grp_fu_808_p1,
        ce => grp_fu_808_ce,
        dout => pre_grp_fu_808_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U301 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_812_p0,
        din1 => grp_fu_812_p1,
        ce => grp_fu_812_ce,
        dout => pre_grp_fu_812_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U302 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_817_p0,
        din1 => grp_fu_817_p1,
        ce => grp_fu_817_ce,
        dout => pre_grp_fu_817_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U303 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_822_p0,
        din1 => grp_fu_822_p1,
        ce => grp_fu_822_ce,
        dout => pre_grp_fu_822_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U304 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_826_p0,
        din1 => grp_fu_826_p1,
        ce => grp_fu_826_ce,
        dout => pre_grp_fu_826_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U305 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0,
        din1 => d_reg_2167,
        dout => bd_fu_830_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U306 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0,
        din1 => c_reg_2159,
        dout => bc_fu_835_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U307 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0,
        din1 => tw_17_i_reg_2283,
        dout => bd_4_i_fu_840_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U308 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0,
        din1 => tw_16_i_reg_2259,
        dout => bc_4_i_fu_845_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U309 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_q0,
        din1 => tw_19_i_reg_2291,
        dout => bd_5_i_fu_850_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U310 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_q0,
        din1 => tw_18_i_reg_2267,
        dout => bc_5_i_fu_855_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U311 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_q0,
        din1 => tw_9_reg_2299,
        dout => bd_2_fu_860_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U312 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_q0,
        din1 => tw_reg_2275,
        dout => bc_2_fu_865_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U313 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_870_p1,
        din2 => grp_fu_870_p2,
        din3 => grp_fu_870_p3,
        dout => grp_fu_870_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U314 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_877_p1,
        din2 => grp_fu_877_p2,
        din3 => grp_fu_877_p3,
        dout => grp_fu_877_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U315 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_884_p1,
        din2 => grp_fu_884_p2,
        din3 => grp_fu_884_p3,
        dout => grp_fu_884_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U316 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_891_p1,
        din2 => grp_fu_891_p2,
        din3 => grp_fu_891_p3,
        dout => grp_fu_891_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U317 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_898_p1,
        din2 => grp_fu_898_p2,
        din3 => grp_fu_898_p3,
        dout => grp_fu_898_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U318 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_905_p1,
        din2 => grp_fu_905_p2,
        din3 => grp_fu_905_p3,
        dout => grp_fu_905_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U319 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_912_p1,
        din2 => grp_fu_912_p2,
        din3 => grp_fu_912_p3,
        dout => grp_fu_912_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U320 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_919_p1,
        din2 => grp_fu_919_p2,
        din3 => grp_fu_919_p3,
        dout => grp_fu_919_p4);

    sparsemux_33_6_32_1_1_U321 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F7B14BE,
        din2 => ap_const_lv32_3F6C835E,
        din3 => ap_const_lv32_3F54DB31,
        din4 => ap_const_lv32_3F3504F3,
        din5 => ap_const_lv32_3F0E39DA,
        din6 => ap_const_lv32_3EC3EF15,
        din7 => ap_const_lv32_3E47C5C2,
        din8 => ap_const_lv32_248D3132,
        din9 => ap_const_lv32_BE47C5C2,
        din10 => ap_const_lv32_BEC3EF15,
        din11 => ap_const_lv32_BF0E39DA,
        din12 => ap_const_lv32_BF3504F3,
        din13 => ap_const_lv32_BF54DB31,
        din14 => ap_const_lv32_BF6C835E,
        din15 => ap_const_lv32_BF7B14BE,
        def => c_fu_984_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => c_fu_984_p35);

    sparsemux_33_6_32_1_1_U322 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BE47C5C2,
        din2 => ap_const_lv32_BEC3EF15,
        din3 => ap_const_lv32_BF0E39DA,
        din4 => ap_const_lv32_BF3504F3,
        din5 => ap_const_lv32_BF54DB31,
        din6 => ap_const_lv32_BF6C835E,
        din7 => ap_const_lv32_BF7B14BE,
        din8 => ap_const_lv32_BF800000,
        din9 => ap_const_lv32_BF7B14BE,
        din10 => ap_const_lv32_BF6C835E,
        din11 => ap_const_lv32_BF54DB31,
        din12 => ap_const_lv32_BF3504F3,
        din13 => ap_const_lv32_BF0E39DA,
        din14 => ap_const_lv32_BEC3EF15,
        din15 => ap_const_lv32_BE47C5C2,
        def => d_fu_1056_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => d_fu_1056_p35);

    sparsemux_33_6_32_1_1_U323 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7FB10F,
        din1 => ap_const_lv32_3F7853F8,
        din2 => ap_const_lv32_3F676BD8,
        din3 => ap_const_lv32_3F4D9F02,
        din4 => ap_const_lv32_3F2BEB4A,
        din5 => ap_const_lv32_3F039C3D,
        din6 => ap_const_lv32_3EAC7CD4,
        din7 => ap_const_lv32_3E164083,
        din8 => ap_const_lv32_BD48FB30,
        din9 => ap_const_lv32_BE78CFCC,
        din10 => ap_const_lv32_BEDAE880,
        din11 => ap_const_lv32_BF187FC0,
        din12 => ap_const_lv32_BF3DAEF9,
        din13 => ap_const_lv32_BF5B941A,
        din14 => ap_const_lv32_BF710908,
        din15 => ap_const_lv32_BF7D3AAC,
        def => tw_16_i_fu_1214_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_16_i_fu_1214_p35);

    sparsemux_33_6_32_1_1_U324 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7EC46D,
        din1 => ap_const_lv32_3F74FA0B,
        din2 => ap_const_lv32_3F61C598,
        din3 => ap_const_lv32_3F45E403,
        din4 => ap_const_lv32_3F226799,
        din5 => ap_const_lv32_3EF15AEA,
        din6 => ap_const_lv32_3E94A031,
        din7 => ap_const_lv32_3DC8BD36,
        din8 => ap_const_lv32_BDC8BD36,
        din9 => ap_const_lv32_BE94A031,
        din10 => ap_const_lv32_BEF15AEA,
        din11 => ap_const_lv32_BF226799,
        din12 => ap_const_lv32_BF45E403,
        din13 => ap_const_lv32_BF61C598,
        din14 => ap_const_lv32_BF74FA0B,
        din15 => ap_const_lv32_BF7EC46D,
        def => tw_18_i_fu_1286_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_18_i_fu_1286_p35);

    sparsemux_33_6_32_1_1_U325 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7D3AAC,
        din1 => ap_const_lv32_3F710908,
        din2 => ap_const_lv32_3F5B941A,
        din3 => ap_const_lv32_3F3DAEF9,
        din4 => ap_const_lv32_3F187FC0,
        din5 => ap_const_lv32_3EDAE880,
        din6 => ap_const_lv32_3E78CFCC,
        din7 => ap_const_lv32_3D48FB30,
        din8 => ap_const_lv32_BE164083,
        din9 => ap_const_lv32_BEAC7CD4,
        din10 => ap_const_lv32_BF039C3D,
        din11 => ap_const_lv32_BF2BEB4A,
        din12 => ap_const_lv32_BF4D9F02,
        din13 => ap_const_lv32_BF676BD8,
        din14 => ap_const_lv32_BF7853F8,
        din15 => ap_const_lv32_BF7FB10F,
        def => tw_fu_1358_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_fu_1358_p35);

    sparsemux_33_6_32_1_1_U326 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BD48FB30,
        din1 => ap_const_lv32_BE78CFCC,
        din2 => ap_const_lv32_BEDAE880,
        din3 => ap_const_lv32_BF187FC0,
        din4 => ap_const_lv32_BF3DAEF9,
        din5 => ap_const_lv32_BF5B941A,
        din6 => ap_const_lv32_BF710908,
        din7 => ap_const_lv32_BF7D3AAC,
        din8 => ap_const_lv32_BF7FB10F,
        din9 => ap_const_lv32_BF7853F8,
        din10 => ap_const_lv32_BF676BD8,
        din11 => ap_const_lv32_BF4D9F02,
        din12 => ap_const_lv32_BF2BEB4A,
        din13 => ap_const_lv32_BF039C3D,
        din14 => ap_const_lv32_BEAC7CD4,
        din15 => ap_const_lv32_BE164083,
        def => tw_17_i_fu_1430_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_17_i_fu_1430_p35);

    sparsemux_33_6_32_1_1_U327 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BDC8BD36,
        din1 => ap_const_lv32_BE94A031,
        din2 => ap_const_lv32_BEF15AEA,
        din3 => ap_const_lv32_BF226799,
        din4 => ap_const_lv32_BF45E403,
        din5 => ap_const_lv32_BF61C598,
        din6 => ap_const_lv32_BF74FA0B,
        din7 => ap_const_lv32_BF7EC46D,
        din8 => ap_const_lv32_BF7EC46D,
        din9 => ap_const_lv32_BF74FA0B,
        din10 => ap_const_lv32_BF61C598,
        din11 => ap_const_lv32_BF45E403,
        din12 => ap_const_lv32_BF226799,
        din13 => ap_const_lv32_BEF15AEA,
        din14 => ap_const_lv32_BE94A031,
        din15 => ap_const_lv32_BDC8BD36,
        def => tw_19_i_fu_1502_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_19_i_fu_1502_p35);

    sparsemux_33_6_32_1_1_U328 : component FFT_TOP_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE164083,
        din1 => ap_const_lv32_BEAC7CD4,
        din2 => ap_const_lv32_BF039C3D,
        din3 => ap_const_lv32_BF2BEB4A,
        din4 => ap_const_lv32_BF4D9F02,
        din5 => ap_const_lv32_BF676BD8,
        din6 => ap_const_lv32_BF7853F8,
        din7 => ap_const_lv32_BF7FB10F,
        din8 => ap_const_lv32_BF7D3AAC,
        din9 => ap_const_lv32_BF710908,
        din10 => ap_const_lv32_BF5B941A,
        din11 => ap_const_lv32_BF3DAEF9,
        din12 => ap_const_lv32_BF187FC0,
        din13 => ap_const_lv32_BEDAE880,
        din14 => ap_const_lv32_BE78CFCC,
        din15 => ap_const_lv32_BD48FB30,
        def => tw_9_fu_1574_p33,
        sel => trunc_ln371_fu_980_p1,
        dout => tw_9_fu_1574_p35);

    flow_control_loop_delay_pipe_U : component FFT_TOP_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln368194_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                add_ln368194_fu_316 <= add_ln368_fu_1714_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_imag_5_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_2155 = ap_const_lv6_0)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_5_reg_742 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_5_reg_742 <= ap_phi_reg_pp0_iter1_d1_imag_5_reg_742;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_real_5_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_2155 = ap_const_lv6_0)) then 
                    ap_phi_reg_pp0_iter2_d1_real_5_reg_730 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_real_5_reg_730 <= ap_phi_reg_pp0_iter1_d1_real_5_reg_730;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_5_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred588_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_5_reg_742 <= d1_imag_4_fu_1831_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_5_reg_742 <= ap_phi_reg_pp0_iter3_d1_imag_5_reg_742;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_5_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred588_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_5_reg_730 <= d1_real_4_reg_2362_pp0_iter2_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_5_reg_730 <= ap_phi_reg_pp0_iter3_d1_real_5_reg_730;
                end if;
            end if; 
        end if;
    end process;

    grp_fu_754_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_754_ce <= ap_const_logic_1;
            else 
                grp_fu_754_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_760_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_760_ce <= ap_const_logic_1;
            else 
                grp_fu_760_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_766_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_766_ce <= ap_const_logic_1;
            else 
                grp_fu_766_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_771_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_771_ce <= ap_const_logic_1;
            else 
                grp_fu_771_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_776_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_776_ce <= ap_const_logic_1;
            else 
                grp_fu_776_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_781_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_781_ce <= ap_const_logic_1;
            else 
                grp_fu_781_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_786_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_786_ce <= ap_const_logic_1;
            else 
                grp_fu_786_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_790_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_790_ce <= ap_const_logic_1;
            else 
                grp_fu_790_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_794_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_794_ce <= ap_const_logic_1;
            else 
                grp_fu_794_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_799_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_799_ce <= ap_const_logic_1;
            else 
                grp_fu_799_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_804_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_804_ce <= ap_const_logic_1;
            else 
                grp_fu_804_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_808_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_808_ce <= ap_const_logic_1;
            else 
                grp_fu_808_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_812_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_812_ce <= ap_const_logic_1;
            else 
                grp_fu_812_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_817_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_817_ce <= ap_const_logic_1;
            else 
                grp_fu_817_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_822_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_822_ce <= ap_const_logic_1;
            else 
                grp_fu_822_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_826_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_826_ce <= ap_const_logic_1;
            else 
                grp_fu_826_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    indvar_flatten190_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                indvar_flatten190_fu_304 <= add_ln368_1_fu_958_p2;
            end if;
        end if;
    end process;

    k192_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                k192_fu_312 <= k_fu_1694_p2;
            end if;
        end if;
    end process;

    m191_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                m191_fu_308 <= m_fu_972_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1_reg_2388 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1_reg_2404 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_q1;
                a_reg_2352 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0;
                d0_imag_reg_2344 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1;
                d0_real_reg_2336 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1;
                d1_real_4_reg_2362 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0;
                d1_reg_2420 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter2_reg;
                a_reg_2352_pp0_iter2_reg <= a_reg_2352;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                    ap_predicate_pred588_state3 <= (trunc_ln371_reg_2155_pp0_iter1_reg = ap_const_lv6_20);
                d0_imag_reg_2344_pp0_iter2_reg <= d0_imag_reg_2344;
                d0_imag_reg_2344_pp0_iter3_reg <= d0_imag_reg_2344_pp0_iter2_reg;
                d0_real_reg_2336_pp0_iter2_reg <= d0_real_reg_2336;
                d0_real_reg_2336_pp0_iter3_reg <= d0_real_reg_2336_pp0_iter2_reg;
                d1_imag_6_reg_2543 <= grp_fu_891_p4;
                d1_imag_8_i_reg_2511 <= grp_fu_877_p4;
                d1_imag_9_i_reg_2527 <= grp_fu_884_p4;
                d1_imag_reg_2498 <= grp_fu_870_p4;
                d1_real_4_reg_2362_pp0_iter2_reg <= d1_real_4_reg_2362;
                d1_real_6_reg_2535 <= grp_fu_919_p4;
                d1_real_8_i_reg_2503 <= grp_fu_905_p4;
                d1_real_9_i_reg_2519 <= grp_fu_912_p4;
                d1_real_reg_2493 <= grp_fu_898_p4;
                d3_imag_2_reg_2593 <= grp_fu_826_p2;
                d3_imag_4_i_reg_2569 <= grp_fu_790_p2;
                d3_imag_5_i_reg_2581 <= grp_fu_808_p2;
                d3_imag_reg_2557 <= grp_fu_771_p2;
                d3_real_2_reg_2587 <= grp_fu_822_p2;
                d3_real_4_i_reg_2563 <= grp_fu_786_p2;
                d3_real_5_i_reg_2575 <= grp_fu_804_p2;
                d3_real_reg_2551 <= grp_fu_766_p2;
                trunc_ln371_reg_2155_pp0_iter2_reg <= trunc_ln371_reg_2155_pp0_iter1_reg;
                trunc_ln371_reg_2155_pp0_iter3_reg <= trunc_ln371_reg_2155_pp0_iter2_reg;
                    zext_ln381_reg_2175_pp0_iter2_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter1_reg(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter3_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter2_reg(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter4_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter3_reg(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter5_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter4_reg(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter6_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter5_reg(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter7_reg(5 downto 0) <= zext_ln381_reg_2175_pp0_iter6_reg(5 downto 0);
                    zext_ln7_reg_2187_pp0_iter2_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter1_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter2_reg(5) <= zext_ln7_reg_2187_pp0_iter1_reg(5);
                    zext_ln7_reg_2187_pp0_iter3_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter2_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter3_reg(5) <= zext_ln7_reg_2187_pp0_iter2_reg(5);
                    zext_ln7_reg_2187_pp0_iter4_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter3_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter4_reg(5) <= zext_ln7_reg_2187_pp0_iter3_reg(5);
                    zext_ln7_reg_2187_pp0_iter5_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter4_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter5_reg(5) <= zext_ln7_reg_2187_pp0_iter4_reg(5);
                    zext_ln7_reg_2187_pp0_iter6_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter5_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter6_reg(5) <= zext_ln7_reg_2187_pp0_iter5_reg(5);
                    zext_ln7_reg_2187_pp0_iter7_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter6_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter7_reg(5) <= zext_ln7_reg_2187_pp0_iter6_reg(5);
                    zext_ln7_reg_2187_pp0_iter8_reg(3 downto 0) <= zext_ln7_reg_2187_pp0_iter7_reg(3 downto 0);    zext_ln7_reg_2187_pp0_iter8_reg(5) <= zext_ln7_reg_2187_pp0_iter7_reg(5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bc_2_reg_2482 <= bc_2_fu_865_p2;
                bc_4_i_reg_2442 <= bc_4_i_fu_845_p2;
                bc_5_i_reg_2462 <= bc_5_i_fu_855_p2;
                bc_reg_2374 <= bc_fu_835_p2;
                bd_2_reg_2476 <= bd_2_fu_860_p2;
                bd_4_i_reg_2436 <= bd_4_i_fu_840_p2;
                bd_5_i_reg_2456 <= bd_5_i_fu_850_p2;
                bd_reg_2368 <= bd_fu_830_p2;
                c_reg_2159 <= c_fu_984_p35;
                c_reg_2159_pp0_iter1_reg <= c_reg_2159;
                d_reg_2167 <= d_fu_1056_p35;
                d_reg_2167_pp0_iter1_reg <= d_reg_2167;
                icmp_ln368_reg_2332 <= icmp_ln368_fu_1720_p2;
                trunc_ln371_reg_2155 <= trunc_ln371_fu_980_p1;
                trunc_ln371_reg_2155_pp0_iter1_reg <= trunc_ln371_reg_2155;
                tw_16_i_reg_2259 <= tw_16_i_fu_1214_p35;
                tw_16_i_reg_2259_pp0_iter1_reg <= tw_16_i_reg_2259;
                tw_17_i_reg_2283 <= tw_17_i_fu_1430_p35;
                tw_17_i_reg_2283_pp0_iter1_reg <= tw_17_i_reg_2283;
                tw_18_i_reg_2267 <= tw_18_i_fu_1286_p35;
                tw_18_i_reg_2267_pp0_iter1_reg <= tw_18_i_reg_2267;
                tw_19_i_reg_2291 <= tw_19_i_fu_1502_p35;
                tw_19_i_reg_2291_pp0_iter1_reg <= tw_19_i_reg_2291;
                tw_9_reg_2299 <= tw_9_fu_1574_p35;
                tw_9_reg_2299_pp0_iter1_reg <= tw_9_reg_2299;
                tw_reg_2275 <= tw_fu_1358_p35;
                tw_reg_2275_pp0_iter1_reg <= tw_reg_2275;
                    zext_ln381_reg_2175(5 downto 0) <= zext_ln381_fu_1156_p1(5 downto 0);
                    zext_ln381_reg_2175_pp0_iter1_reg(5 downto 0) <= zext_ln381_reg_2175(5 downto 0);
                    zext_ln7_reg_2187(3 downto 0) <= zext_ln7_fu_1186_p1(3 downto 0);    zext_ln7_reg_2187(5) <= zext_ln7_fu_1186_p1(5);
                    zext_ln7_reg_2187_pp0_iter1_reg(3 downto 0) <= zext_ln7_reg_2187(3 downto 0);    zext_ln7_reg_2187_pp0_iter1_reg(5) <= zext_ln7_reg_2187(5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_d1_imag_5_reg_742 <= ap_phi_reg_pp0_iter0_d1_imag_5_reg_742;
                ap_phi_reg_pp0_iter1_d1_real_5_reg_730 <= ap_phi_reg_pp0_iter0_d1_real_5_reg_730;
                xor_ln371_reg_2327 <= xor_ln371_fu_1708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_d1_imag_5_reg_742 <= ap_phi_reg_pp0_iter2_d1_imag_5_reg_742;
                ap_phi_reg_pp0_iter3_d1_real_5_reg_730 <= ap_phi_reg_pp0_iter2_d1_real_5_reg_730;
                grp_fu_870_p1 <= a_reg_2352;
                grp_fu_870_p2 <= d_reg_2167_pp0_iter1_reg;
                grp_fu_870_p3 <= bc_reg_2374;
                grp_fu_877_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1_reg_2388;
                grp_fu_877_p2 <= tw_17_i_reg_2283_pp0_iter1_reg;
                grp_fu_877_p3 <= bc_4_i_reg_2442;
                grp_fu_884_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1_reg_2404;
                grp_fu_884_p2 <= tw_19_i_reg_2291_pp0_iter1_reg;
                grp_fu_884_p3 <= bc_5_i_reg_2462;
                grp_fu_891_p1 <= d1_reg_2420;
                grp_fu_891_p2 <= tw_9_reg_2299_pp0_iter1_reg;
                grp_fu_891_p3 <= bc_2_reg_2482;
                grp_fu_898_p1 <= a_reg_2352;
                grp_fu_898_p2 <= c_reg_2159_pp0_iter1_reg;
                grp_fu_898_p3 <= bd_reg_2368;
                grp_fu_905_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1_reg_2388;
                grp_fu_905_p2 <= tw_16_i_reg_2259_pp0_iter1_reg;
                grp_fu_905_p3 <= bd_4_i_reg_2436;
                grp_fu_912_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1_reg_2404;
                grp_fu_912_p2 <= tw_18_i_reg_2267_pp0_iter1_reg;
                grp_fu_912_p3 <= bd_5_i_reg_2456;
                grp_fu_919_p1 <= d1_reg_2420;
                grp_fu_919_p2 <= tw_reg_2275_pp0_iter1_reg;
                grp_fu_919_p3 <= bd_2_reg_2476;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                grp_fu_754_p0 <= d0_real_reg_2336_pp0_iter3_reg;
                grp_fu_754_p1 <= ap_phi_mux_d1_real_5_phi_fu_733_p6;
                grp_fu_760_p0 <= d0_imag_reg_2344_pp0_iter3_reg;
                grp_fu_760_p1 <= ap_phi_mux_d1_imag_5_phi_fu_745_p6;
                grp_fu_766_p0 <= d0_real_reg_2336_pp0_iter3_reg;
                grp_fu_766_p1 <= ap_phi_mux_d1_real_5_phi_fu_733_p6;
                grp_fu_771_p0 <= d0_imag_reg_2344_pp0_iter3_reg;
                grp_fu_771_p1 <= ap_phi_mux_d1_imag_5_phi_fu_745_p6;
                grp_fu_776_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter3_reg;
                grp_fu_776_p1 <= d1_real_8_i_reg_2503;
                grp_fu_781_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter3_reg;
                grp_fu_781_p1 <= d1_imag_8_i_reg_2511;
                grp_fu_786_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_2380_pp0_iter3_reg;
                grp_fu_786_p1 <= d1_real_8_i_reg_2503;
                grp_fu_790_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_2428_pp0_iter3_reg;
                grp_fu_790_p1 <= d1_imag_8_i_reg_2511;
                grp_fu_794_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter3_reg;
                grp_fu_794_p1 <= d1_real_9_i_reg_2519;
                grp_fu_799_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter3_reg;
                grp_fu_799_p1 <= d1_imag_9_i_reg_2527;
                grp_fu_804_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_reg_2396_pp0_iter3_reg;
                grp_fu_804_p1 <= d1_real_9_i_reg_2519;
                grp_fu_808_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_reg_2448_pp0_iter3_reg;
                grp_fu_808_p1 <= d1_imag_9_i_reg_2527;
                grp_fu_812_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter3_reg;
                grp_fu_812_p1 <= d1_real_6_reg_2535;
                grp_fu_817_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter3_reg;
                grp_fu_817_p1 <= d1_imag_6_reg_2543;
                grp_fu_822_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load_reg_2412_pp0_iter3_reg;
                grp_fu_822_p1 <= d1_real_6_reg_2535;
                grp_fu_826_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load_reg_2468_pp0_iter3_reg;
                grp_fu_826_p1 <= d1_imag_6_reg_2543;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_754_ce = ap_const_logic_1)) then
                pre_grp_fu_754_p2_reg <= pre_grp_fu_754_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_760_ce = ap_const_logic_1)) then
                pre_grp_fu_760_p2_reg <= pre_grp_fu_760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_766_ce = ap_const_logic_1)) then
                pre_grp_fu_766_p2_reg <= pre_grp_fu_766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_771_ce = ap_const_logic_1)) then
                pre_grp_fu_771_p2_reg <= pre_grp_fu_771_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_776_ce = ap_const_logic_1)) then
                pre_grp_fu_776_p2_reg <= pre_grp_fu_776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_781_ce = ap_const_logic_1)) then
                pre_grp_fu_781_p2_reg <= pre_grp_fu_781_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_786_ce = ap_const_logic_1)) then
                pre_grp_fu_786_p2_reg <= pre_grp_fu_786_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_790_ce = ap_const_logic_1)) then
                pre_grp_fu_790_p2_reg <= pre_grp_fu_790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_794_ce = ap_const_logic_1)) then
                pre_grp_fu_794_p2_reg <= pre_grp_fu_794_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_799_ce = ap_const_logic_1)) then
                pre_grp_fu_799_p2_reg <= pre_grp_fu_799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_804_ce = ap_const_logic_1)) then
                pre_grp_fu_804_p2_reg <= pre_grp_fu_804_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_808_ce = ap_const_logic_1)) then
                pre_grp_fu_808_p2_reg <= pre_grp_fu_808_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_812_ce = ap_const_logic_1)) then
                pre_grp_fu_812_p2_reg <= pre_grp_fu_812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_817_ce = ap_const_logic_1)) then
                pre_grp_fu_817_p2_reg <= pre_grp_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_822_ce = ap_const_logic_1)) then
                pre_grp_fu_822_p2_reg <= pre_grp_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_826_ce = ap_const_logic_1)) then
                pre_grp_fu_826_p2_reg <= pre_grp_fu_826_p2;
            end if;
        end if;
    end process;
    zext_ln381_reg_2175(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_2175_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187(4) <= '1';
    zext_ln7_reg_2187(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter1_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter2_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter3_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter4_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter5_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter6_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter7_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2187_pp0_iter8_reg(4) <= '1';
    zext_ln7_reg_2187_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_address0 <= zext_ln7_fu_1186_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_address1 <= zext_ln381_fu_1156_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_d0 <= d3_real_reg_2551;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_d1 <= grp_fu_754_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_d0 <= d3_real_4_i_reg_2563;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_d1 <= grp_fu_776_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_d0 <= d3_real_5_i_reg_2575;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_d1 <= grp_fu_794_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_d0 <= d3_real_2_reg_2587;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_d1 <= grp_fu_812_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_d0 <= d3_imag_reg_2557;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_d1 <= grp_fu_760_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_d0 <= d3_imag_4_i_reg_2569;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_d1 <= grp_fu_781_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_d0 <= d3_imag_5_i_reg_2581;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_d1 <= grp_fu_799_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_address0 <= zext_ln7_reg_2187_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_address1 <= zext_ln381_reg_2175_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_d0 <= d3_imag_2_reg_2593;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_d1 <= grp_fu_817_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln368_1_fu_958_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten190_load) + unsigned(ap_const_lv5_1));
    add_ln368_fu_1714_p2 <= std_logic_vector(unsigned(m_fu_972_p3) + unsigned(ap_const_lv9_80));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1566_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln368_reg_2332, ap_block_pp0_stage0)
    begin
                ap_condition_1566 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln368_reg_2332 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_362_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_362 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_377_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_377 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln368_fu_1720_p2, ap_start_int)
    begin
        if (((icmp_ln368_fu_1720_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d1_imag_5_phi_fu_745_p6_assign_proc : process(trunc_ln371_reg_2155_pp0_iter3_reg, d1_imag_reg_2498, ap_phi_reg_pp0_iter4_d1_imag_5_reg_742)
    begin
        if ((not((trunc_ln371_reg_2155_pp0_iter3_reg = ap_const_lv6_0)) and not((trunc_ln371_reg_2155_pp0_iter3_reg = ap_const_lv6_20)))) then 
            ap_phi_mux_d1_imag_5_phi_fu_745_p6 <= d1_imag_reg_2498;
        else 
            ap_phi_mux_d1_imag_5_phi_fu_745_p6 <= ap_phi_reg_pp0_iter4_d1_imag_5_reg_742;
        end if; 
    end process;


    ap_phi_mux_d1_real_5_phi_fu_733_p6_assign_proc : process(trunc_ln371_reg_2155_pp0_iter3_reg, d1_real_reg_2493, ap_phi_reg_pp0_iter4_d1_real_5_reg_730)
    begin
        if ((not((trunc_ln371_reg_2155_pp0_iter3_reg = ap_const_lv6_0)) and not((trunc_ln371_reg_2155_pp0_iter3_reg = ap_const_lv6_20)))) then 
            ap_phi_mux_d1_real_5_phi_fu_733_p6 <= d1_real_reg_2493;
        else 
            ap_phi_mux_d1_real_5_phi_fu_733_p6 <= ap_phi_reg_pp0_iter4_d1_real_5_reg_730;
        end if; 
    end process;


    ap_phi_mux_icmp_ln371193_phi_fu_723_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, xor_ln371_reg_2327, ap_loop_init, ap_condition_1566)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1566)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_723_p4 <= xor_ln371_reg_2327;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_723_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln371193_phi_fu_723_p4 <= xor_ln371_reg_2327;
            end if;
        else 
            ap_phi_mux_icmp_ln371193_phi_fu_723_p4 <= xor_ln371_reg_2327;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_5_reg_742 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_5_reg_730 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln368194_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, add_ln368194_fu_316, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln368194_load <= ap_const_lv9_80;
        else 
            ap_sig_allocacmp_add_ln368194_load <= add_ln368194_fu_316;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten190_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten190_fu_304, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten190_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten190_load <= indvar_flatten190_fu_304;
        end if; 
    end process;


    ap_sig_allocacmp_k192_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k192_fu_312, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k192_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_k192_load <= k192_fu_312;
        end if; 
    end process;


    ap_sig_allocacmp_m191_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, m191_fu_308, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_m191_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_m191_load <= m191_fu_308;
        end if; 
    end process;

    bit_sel_fu_1805_p3 <= bitcast_ln16_fu_1802_p1(31 downto 31);
    bitcast_ln16_fu_1802_p1 <= a_reg_2352_pp0_iter2_reg;
    c_fu_984_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    d1_imag_4_fu_1831_p1 <= xor_ln_fu_1823_p3;
    d_fu_1056_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    grp_fu_754_p2_assign_proc : process(grp_fu_754_ce, pre_grp_fu_754_p2, pre_grp_fu_754_p2_reg)
    begin
        if ((grp_fu_754_ce = ap_const_logic_1)) then 
            grp_fu_754_p2 <= pre_grp_fu_754_p2;
        else 
            grp_fu_754_p2 <= pre_grp_fu_754_p2_reg;
        end if; 
    end process;


    grp_fu_760_p2_assign_proc : process(grp_fu_760_ce, pre_grp_fu_760_p2, pre_grp_fu_760_p2_reg)
    begin
        if ((grp_fu_760_ce = ap_const_logic_1)) then 
            grp_fu_760_p2 <= pre_grp_fu_760_p2;
        else 
            grp_fu_760_p2 <= pre_grp_fu_760_p2_reg;
        end if; 
    end process;


    grp_fu_766_p2_assign_proc : process(grp_fu_766_ce, pre_grp_fu_766_p2, pre_grp_fu_766_p2_reg)
    begin
        if ((grp_fu_766_ce = ap_const_logic_1)) then 
            grp_fu_766_p2 <= pre_grp_fu_766_p2;
        else 
            grp_fu_766_p2 <= pre_grp_fu_766_p2_reg;
        end if; 
    end process;


    grp_fu_771_p2_assign_proc : process(grp_fu_771_ce, pre_grp_fu_771_p2, pre_grp_fu_771_p2_reg)
    begin
        if ((grp_fu_771_ce = ap_const_logic_1)) then 
            grp_fu_771_p2 <= pre_grp_fu_771_p2;
        else 
            grp_fu_771_p2 <= pre_grp_fu_771_p2_reg;
        end if; 
    end process;


    grp_fu_776_p2_assign_proc : process(grp_fu_776_ce, pre_grp_fu_776_p2, pre_grp_fu_776_p2_reg)
    begin
        if ((grp_fu_776_ce = ap_const_logic_1)) then 
            grp_fu_776_p2 <= pre_grp_fu_776_p2;
        else 
            grp_fu_776_p2 <= pre_grp_fu_776_p2_reg;
        end if; 
    end process;


    grp_fu_781_p2_assign_proc : process(grp_fu_781_ce, pre_grp_fu_781_p2, pre_grp_fu_781_p2_reg)
    begin
        if ((grp_fu_781_ce = ap_const_logic_1)) then 
            grp_fu_781_p2 <= pre_grp_fu_781_p2;
        else 
            grp_fu_781_p2 <= pre_grp_fu_781_p2_reg;
        end if; 
    end process;


    grp_fu_786_p2_assign_proc : process(grp_fu_786_ce, pre_grp_fu_786_p2, pre_grp_fu_786_p2_reg)
    begin
        if ((grp_fu_786_ce = ap_const_logic_1)) then 
            grp_fu_786_p2 <= pre_grp_fu_786_p2;
        else 
            grp_fu_786_p2 <= pre_grp_fu_786_p2_reg;
        end if; 
    end process;


    grp_fu_790_p2_assign_proc : process(grp_fu_790_ce, pre_grp_fu_790_p2, pre_grp_fu_790_p2_reg)
    begin
        if ((grp_fu_790_ce = ap_const_logic_1)) then 
            grp_fu_790_p2 <= pre_grp_fu_790_p2;
        else 
            grp_fu_790_p2 <= pre_grp_fu_790_p2_reg;
        end if; 
    end process;


    grp_fu_794_p2_assign_proc : process(grp_fu_794_ce, pre_grp_fu_794_p2, pre_grp_fu_794_p2_reg)
    begin
        if ((grp_fu_794_ce = ap_const_logic_1)) then 
            grp_fu_794_p2 <= pre_grp_fu_794_p2;
        else 
            grp_fu_794_p2 <= pre_grp_fu_794_p2_reg;
        end if; 
    end process;


    grp_fu_799_p2_assign_proc : process(grp_fu_799_ce, pre_grp_fu_799_p2, pre_grp_fu_799_p2_reg)
    begin
        if ((grp_fu_799_ce = ap_const_logic_1)) then 
            grp_fu_799_p2 <= pre_grp_fu_799_p2;
        else 
            grp_fu_799_p2 <= pre_grp_fu_799_p2_reg;
        end if; 
    end process;


    grp_fu_804_p2_assign_proc : process(grp_fu_804_ce, pre_grp_fu_804_p2, pre_grp_fu_804_p2_reg)
    begin
        if ((grp_fu_804_ce = ap_const_logic_1)) then 
            grp_fu_804_p2 <= pre_grp_fu_804_p2;
        else 
            grp_fu_804_p2 <= pre_grp_fu_804_p2_reg;
        end if; 
    end process;


    grp_fu_808_p2_assign_proc : process(grp_fu_808_ce, pre_grp_fu_808_p2, pre_grp_fu_808_p2_reg)
    begin
        if ((grp_fu_808_ce = ap_const_logic_1)) then 
            grp_fu_808_p2 <= pre_grp_fu_808_p2;
        else 
            grp_fu_808_p2 <= pre_grp_fu_808_p2_reg;
        end if; 
    end process;


    grp_fu_812_p2_assign_proc : process(grp_fu_812_ce, pre_grp_fu_812_p2, pre_grp_fu_812_p2_reg)
    begin
        if ((grp_fu_812_ce = ap_const_logic_1)) then 
            grp_fu_812_p2 <= pre_grp_fu_812_p2;
        else 
            grp_fu_812_p2 <= pre_grp_fu_812_p2_reg;
        end if; 
    end process;


    grp_fu_817_p2_assign_proc : process(grp_fu_817_ce, pre_grp_fu_817_p2, pre_grp_fu_817_p2_reg)
    begin
        if ((grp_fu_817_ce = ap_const_logic_1)) then 
            grp_fu_817_p2 <= pre_grp_fu_817_p2;
        else 
            grp_fu_817_p2 <= pre_grp_fu_817_p2_reg;
        end if; 
    end process;


    grp_fu_822_p2_assign_proc : process(grp_fu_822_ce, pre_grp_fu_822_p2, pre_grp_fu_822_p2_reg)
    begin
        if ((grp_fu_822_ce = ap_const_logic_1)) then 
            grp_fu_822_p2 <= pre_grp_fu_822_p2;
        else 
            grp_fu_822_p2 <= pre_grp_fu_822_p2_reg;
        end if; 
    end process;


    grp_fu_826_p2_assign_proc : process(grp_fu_826_ce, pre_grp_fu_826_p2, pre_grp_fu_826_p2_reg)
    begin
        if ((grp_fu_826_ce = ap_const_logic_1)) then 
            grp_fu_826_p2 <= pre_grp_fu_826_p2;
        else 
            grp_fu_826_p2 <= pre_grp_fu_826_p2_reg;
        end if; 
    end process;

    icmp_ln368_fu_1720_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten190_load = ap_const_lv5_1F) else "0";
    k_fu_1694_p2 <= std_logic_vector(unsigned(select_ln368_fu_964_p3) + unsigned(ap_const_lv7_4));
    lshr_ln_fu_1148_p3 <= (tmp_fu_1128_p4 & tmp_s_fu_1138_p4);
    m_fu_972_p3 <= 
        ap_sig_allocacmp_m191_load when (ap_phi_mux_icmp_ln371193_phi_fu_723_p4(0) = '1') else 
        ap_sig_allocacmp_add_ln368194_load;
    or_ln7_fu_1176_p4 <= ((tmp_1_fu_1168_p3 & ap_const_lv1_1) & tmp_s_fu_1138_p4);
    select_ln368_fu_964_p3 <= 
        ap_sig_allocacmp_k192_load when (ap_phi_mux_icmp_ln371193_phi_fu_723_p4(0) = '1') else 
        ap_const_lv7_0;
    tmp_1_fu_1168_p3 <= m_fu_972_p3(7 downto 7);
    tmp_2_fu_1700_p3 <= k_fu_1694_p2(6 downto 6);
    tmp_fu_1128_p4 <= m_fu_972_p3(7 downto 6);
    tmp_s_fu_1138_p4 <= select_ln368_fu_964_p3(5 downto 2);
    trunc_ln16_fu_1819_p1 <= bitcast_ln16_fu_1802_p1(31 - 1 downto 0);
    trunc_ln371_fu_980_p1 <= select_ln368_fu_964_p3(6 - 1 downto 0);
    tw_16_i_fu_1214_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_17_i_fu_1430_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_18_i_fu_1286_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_19_i_fu_1502_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_9_fu_1574_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_1358_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln16_fu_1813_p2 <= (bit_sel_fu_1805_p3 xor ap_const_lv1_1);
    xor_ln371_fu_1708_p2 <= (tmp_2_fu_1700_p3 xor ap_const_lv1_1);
    xor_ln_fu_1823_p3 <= (xor_ln16_fu_1813_p2 & trunc_ln16_fu_1819_p1);
    zext_ln381_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1148_p3),64));
    zext_ln7_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln7_fu_1176_p4),64));
end behav;
