
AVRASM ver. 2.2.8  C:\Users\Javie\OneDrive\Escritorio\Progrademicros-J.Arriaga23069\Proyecto 1\Proyecto 1\main.asm Mon Mar 17 23:59:55 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Javie\OneDrive\Escritorio\Progrademicros-J.Arriaga23069\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Javie\OneDrive\Escritorio\Progrademicros-J.Arriaga23069\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Proyecto 1.asm
                                 ;
                                 ; Created: 25/02/2025 13:14:25
                                 ; Author : Javier Arriaga
                                 ;
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Definicin de constantes
                                 .equ MODOS = 8
                                 .equ MAX_USEC = 10
                                 .equ MAX_DSEC = 6
                                 .equ MAX_UMIN = 10
                                 .equ MAX_DMIN = 6
                                 .equ MAX_UHORA = 10
                                 .equ MAX_DHORA = 2
                                 .equ MAX_UDIA = 10
                                 .equ MAX_DDIA = 3
                                 .equ MAX_UMES = 10
                                 .equ MAX_DMES = 1
                                 
                                 ; Variables en SRAM
                                 .dseg
                                 .org SRAM_START
000100                           USEC:    .byte 1
000101                           DSEC:    .byte 1
000102                           UMIN:    .byte 1
000103                           DMIN:    .byte 1
000104                           UHORA:   .byte 1
000105                           DHORA:   .byte 1
000106                           UDIA:    .byte 1
000107                           DDIA:    .byte 1
000108                           UMES:    .byte 1
000109                           DMES:    .byte 1
                                 
                                 ; Cdigo
                                 .cseg
                                 .org 0x0000
000000 c02d                          rjmp START
                                 .org PCI1addr
000008 940c 013c                     jmp PCINT1_ISR
                                 .org OVF0addr
000020 c093                          rjmp TIMER0_OVERFLOW  ; Interrupcin por overflow del Timer0
                                 
                                 ; Definicin de registros para contadores
                                 .def MODO = R19
                                 .def OVERFLOW_COUNT = R18     ; Contador de overflows (para segundos)
                                 .def DISPLAY_FLAG = R17       ; Flag para alternar entre displays
                                 
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 
                                 ISR_PCINT0:
000021 930f                          PUSH R16
000022 b70f                          IN R16, SREG
000023 930f                          PUSH R16
                                 
                                     ; Leer el estado de los pines PC0-PC2
000024 b106                          IN R16, PINC
000025 7007                          ANDI R16, 0x07       ; Aplicar mscara para obtener solo los bits de PC0-PC2
                                 
                                     ; Llamar a las funciones de configuracin segn el botn presionado
000026 9930                          SBIC PINC, PC0        ; Si se presiona PC0 (incrementar)
000027 d123                          RCALL INCREMENTAR_CONFIG
000028 9931                          SBIC PINC, PC1        ; Si se presiona PC1 (decrementar)
000029 d176                          RCALL DECREMENTAR_CONFIG
                                 
                                     ; Restaurar el estado de los registros
00002a 910f                          POP R16
00002b bf0f                          OUT SREG, R16
00002c 910f                          POP R16
                                 
00002d 9518                          RETI                 
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 
                                 START:
                                     ; Configuracin de pila (Stack)
00002e ef0f                          LDI R16, LOW(RAMEND)
00002f bf0d                          OUT SPL, R16
000030 e008                          LDI R16, HIGH(RAMEND)
000031 bf0e                          OUT SPH, R16
                                 
                                 SETUP:
000032 94f8                          CLI		; Deshabilita las interrupciones
                                 
                                     ; Configurar Prescaler "Principal"
000033 e800                          LDI R16, (1 << CLKPCE)
000034 9300 0061                     STS CLKPR, R16    ; Habilitar cambio de PRESCALER
000036 e004                          LDI R16, 0b00000100
000037 9300 0061                     STS CLKPR, R16    ; Configurar Prescaler a 16 (1MHz)
                                 
                                     ; Configuracin de los puertos
000039 e00f                          LDI R16, 0x0F
00003a b904                          OUT DDRB, R16         ; Configura PB0-PB3 como salidas (transistores)
00003b e000                          LDI R16, 0x00
00003c b905                          OUT PORTB, R16        ; Apaga todos los transistores
                                 
00003d e308                          LDI R16, 0b0011_1000
00003e b907                          OUT DDRC, R16         ; Configura PC0-PC2 como entradas (botones) / PC3-PC5 como salidas para los LEDs
00003f e007                          LDI R16, 0b0000_0111
000040 b908                          OUT PORTC, R16        ; Habilita pull-ups internos en PC0-PC2
                                 
000041 ef0f                          LDI R16, 0xFF
000042 b90a                          OUT DDRD, R16         ; Configura PORTD como salida del display de 7 segmentos
000043 e000                          LDI R16, 0x00
000044 b90b                          OUT PORTD, R16        ; Apagar display
                                 
                                     ; Configuracin de interrupciones
000045 e002                          LDI R16, (1 << PCIE1)
000046 9300 0068                     STS PCICR, R16        ; Habilita interrupciones en el puerto C
000048 e004                          LDI R16, (1 << PCINT10) ; Habilita interrupcin en PC2 (PCINT10)
000049 9300 006c                     STS PCMSK1, R16       ; Habilita interrupciones en PC2
                                 
                                     ; Inicializacin de contadores
00004b 2733                          CLR MODO              ; Inicializar MODO a 0
00004c 2722                          CLR OVERFLOW_COUNT
00004d e000                          LDI R16, 0x00
00004e 9300 0100                     STS USEC, R16
000050 9300 0101                     STS DSEC, R16
000052 9300 0102                     STS UMIN, R16
000054 9300 0103                     STS DMIN, R16
000056 9300 0104                     STS UHORA, R16
000058 9300 0105                     STS DHORA, R16
00005a 9300 0106                     STS UDIA, R16
00005c 9300 0107                     STS DDIA, R16
00005e 9300 0108                     STS UMES, R16
000060 9300 0109                     STS DMES, R16
000062 e020                          LDI OVERFLOW_COUNT, 0x00
000063 e010                          LDI DISPLAY_FLAG, 0x00
                                 
                                     ; Configuracin del Timer0
000064 940e 00ac                     CALL INIT_TMR0
                                 
000066 9478                          SEI		; Habilita interrupciones globales
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 
                                 MAIN_LOOP:
                                     ; Verificar si ha pasado 10 ms (1 overflow)
000067 9ba8                          SBIS TIFR0, TOV0
000068 cffe                          RJMP MAIN_LOOP
                                 
                                     ; Limpiar la bandera de overflow
000069 e001                          LDI R16, (1 << TOV0)
00006a bb05                          OUT TIFR0, R16
                                 
                                     ; Revisar en qu modo nos ubicamos
00006b 3030                          CPI MODO, 0
00006c f079                          BREQ HORA
00006d 3031                          CPI MODO, 1
00006e f0a9                          BREQ CONFIG_HORA
00006f 3032                          CPI MODO, 2
000070 f0c9                          BREQ CONFIG_MIN
000071 3033                          CPI MODO, 3
000072 f0e9                          BREQ FECHA
000073 3034                          CPI MODO, 4
000074 f119                          BREQ CONFIG_DIA
000075 3035                          CPI MODO, 5
000076 f139                          BREQ CONFIG_MES
000077 3036                          CPI MODO, 6
000078 f159                          BREQ ALARMA
000079 3037                          CPI MODO, 7
00007a f169                          BREQ CONFIG_ALARMA
00007b cfeb                          RJMP MAIN_LOOP
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 
                                 HORA:
00007c 9a43                          SBI PORTC, PC3
00007d 9844                          CBI PORTC, PC4
00007e 9845                          CBI PORTC, PC5
00007f d16d                          RCALL MOSTRAR_UHORA
000080 d174                          RCALL MOSTRAR_DHORA
000081 d17b                          RCALL MOSTRAR_UMIN
000082 d182                          RCALL MOSTRAR_DMIN
000083 cfe3                          RJMP MAIN_LOOP
                                 
                                 CONFIG_HORA:
000084 9a43                          SBI PORTC, PC3
000085 9a44                          SBI PORTC, PC4
000086 9845                          CBI PORTC, PC5
000087 d165                          RCALL MOSTRAR_UHORA
000088 d16c                          RCALL MOSTRAR_DHORA
000089 cfdd                          RJMP MAIN_LOOP
                                 
                                 CONFIG_MIN:
00008a 9a43                          SBI PORTC, PC3
00008b 9a44                          SBI PORTC, PC4
00008c 9a45                          SBI PORTC, PC5
00008d d16f                          RCALL MOSTRAR_UMIN
00008e d176                          RCALL MOSTRAR_DMIN
00008f cfd7                          RJMP MAIN_LOOP
                                 
                                 FECHA:
000090 9a44                          SBI PORTC, PC4
000091 9843                          CBI PORTC, PC3
000092 9845                          CBI PORTC, PC5
000093 d179                          RCALL MOSTRAR_UDIA
000094 d180                          RCALL MOSTRAR_DDIA
000095 d187                          RCALL MOSTRAR_UMES
000096 d18e                          RCALL MOSTRAR_DMES
000097 cfcf                          RJMP MAIN_LOOP
                                 
                                 CONFIG_DIA:
000098 9a43                          SBI PORTC, PC3
000099 9a44                          SBI PORTC, PC4
00009a 9845                          CBI PORTC, PC5
00009b d171                          RCALL MOSTRAR_UDIA
00009c d178                          RCALL MOSTRAR_DDIA
00009d cfc9                          RJMP MAIN_LOOP
                                 
                                 CONFIG_MES:
00009e 9a43                          SBI PORTC, PC3
00009f 9a44                          SBI PORTC, PC4
0000a0 9a45                          SBI PORTC, PC5
0000a1 d17b                          RCALL MOSTRAR_UMES
0000a2 d182                          RCALL MOSTRAR_DMES
0000a3 cfc3                          RJMP MAIN_LOOP
                                 
                                 ALARMA:
0000a4 9843                          CBI PORTC, PC3
0000a5 9844                          CBI PORTC, PC4
0000a6 9845                          CBI PORTC, PC5
0000a7 cfbf                          RJMP MAIN_LOOP
                                 
                                 CONFIG_ALARMA:
0000a8 9843                          CBI PORTC, PC3
0000a9 9844                          CBI PORTC, PC4
0000aa 9845                          CBI PORTC, PC5
0000ab cfbb                          RJMP MAIN_LOOP
                                 
                                 INIT_TMR0:
0000ac e003                          LDI R16, (1 << CS01) | (1 << CS00) 
0000ad bd05                          OUT TCCR0B, R16
0000ae e604                          LDI R16, 100         ; Precargar TCNT0 para overflows de 10 ms
0000af bd06                          OUT TCNT0, R16
0000b0 e001                          LDI R16, (1 << TOIE0) ; Habilitar interrupcin por overflow del Timer0
0000b1 9300 006e                     STS TIMSK0, R16
0000b3 9508                          RET
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 
                                 TIMER0_OVERFLOW:
0000b4 930f                          PUSH R16
0000b5 b70f                          IN R16, SREG
0000b6 930f                          PUSH R16
                                 
                                     ; Recargar TCNT0 para el overflow en 10 ms
0000b7 e604                          LDI R16, 100
0000b8 bd06                          OUT TCNT0, R16
                                 
                                     ; Incrementar el contador de overflow
0000b9 9523                          INC OVERFLOW_COUNT
                                 
                                     ; Verificar si se alcanz 1 segundo (100 overflows)
0000ba 3624                          CPI OVERFLOW_COUNT, 100
0000bb f501                          BRNE TIMER0_OVERFLOW_FIN_INTERMEDIO
0000bc c066                          RJMP TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de overflows
0000bd e020                          LDI OVERFLOW_COUNT, 0x00
                                 
                                     ; Incrementar contador de segundos
0000be 9100 0100                     LDS R16, USEC
0000c0 9503                          INC R16
0000c1 9300 0100                     STS USEC, R16
0000c3 300a                          CPI R16, MAX_USEC
0000c4 f4b9                          BRNE TIMER0_OVERFLOW_FIN_INTERMEDIO
0000c5 c05d                          RJMP TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de segundos e incrementar decenas de segundos
0000c6 e000                          LDI R16, 0x00
0000c7 9300 0100                     STS USEC, R16
0000c9 9100 0101                     LDS R16, DSEC
0000cb 9503                          INC R16
0000cc 9300 0101                     STS DSEC, R16
0000ce 3006                          CPI R16, MAX_DSEC
0000cf f461                          BRNE TIMER0_OVERFLOW_FIN_INTERMEDIO
0000d0 c052                          RJMP TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de decenas de segundos e incrementar minutos
0000d1 e000                          LDI R16, 0x00
0000d2 9300 0101                     STS DSEC, R16
0000d4 9100 0102                     LDS R16, UMIN
0000d6 9503                          INC R16
0000d7 9300 0102                     STS UMIN, R16
0000d9 300a                          CPI R16, MAX_UMIN
0000da f409                          BRNE TIMER0_OVERFLOW_FIN_INTERMEDIO
0000db c047                          RJMP TIMER0_OVERFLOW_FIN
                                 
                                 TIMER0_OVERFLOW_FIN_INTERMEDIO:
0000dc c046                          RJMP TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de minutos e incrementar decenas de minutos
0000dd e000                          LDI R16, 0x00
0000de 9300 0102                     STS UMIN, R16
0000e0 9100 0103                     LDS R16, DMIN
0000e2 9503                          INC R16
0000e3 9300 0103                     STS DMIN, R16
0000e5 3006                          CPI R16, MAX_DMIN
0000e6 f5e1                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de decenas de minutos e incrementar horas
0000e7 e000                          LDI R16, 0x00
0000e8 9300 0103                     STS DMIN, R16
0000ea 9100 0104                     LDS R16, UHORA
0000ec 9503                          INC R16
0000ed 9300 0104                     STS UHORA, R16
0000ef 300a                          CPI R16, MAX_UHORA
0000f0 f591                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de horas e incrementar decenas de horas
0000f1 e000                          LDI R16, 0x00
0000f2 9300 0104                     STS UHORA, R16
0000f4 9100 0105                     LDS R16, DHORA
0000f6 9503                          INC R16
0000f7 9300 0105                     STS DHORA, R16
0000f9 3002                          CPI R16, MAX_DHORA
0000fa f541                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de decenas de horas e incrementar das
0000fb e000                          LDI R16, 0x00
0000fc 9300 0105                     STS DHORA, R16
0000fe 9100 0106                     LDS R16, UDIA
000100 9503                          INC R16
000101 9300 0106                     STS UDIA, R16
000103 300a                          CPI R16, MAX_UDIA
000104 f4f1                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de das e incrementar decenas de das
000105 e000                          LDI R16, 0x00
000106 9300 0106                     STS UDIA, R16
000108 9100 0107                     LDS R16, DDIA
00010a 9503                          INC R16
00010b 9300 0107                     STS DDIA, R16
00010d 3003                          CPI R16, MAX_DDIA
00010e f4a1                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de decenas de das e incrementar meses
00010f e000                          LDI R16, 0x00
000110 9300 0107                     STS DDIA, R16
000112 9100 0108                     LDS R16, UMES
000114 9503                          INC R16
000115 9300 0108                     STS UMES, R16
000117 300a                          CPI R16, MAX_UMES
000118 f451                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                     ; Reiniciar contador de meses e incrementar decenas de meses
000119 e000                          LDI R16, 0x00
00011a 9300 0108                     STS UMES, R16
00011c 9100 0109                     LDS R16, DMES
00011e 9503                          INC R16
00011f 9300 0109                     STS DMES, R16
000121 3001                          CPI R16, MAX_DMES
000122 f401                          BRNE TIMER0_OVERFLOW_FIN
                                 
                                 TIMER0_OVERFLOW_FIN:
000123 910f                          POP R16
000124 bf0f                          OUT SREG, R16
000125 910f                          POP R16
000126 9518                          RETI
                                 
                                     ; Reiniciar todos los contadores si se alcanza el lmite mximo
000127 e000                          LDI R16, 0x00
000128 9300 0100                     STS USEC, R16
00012a 9300 0101                     STS DSEC, R16
00012c 9300 0102                     STS UMIN, R16
00012e 9300 0103                     STS DMIN, R16
000130 9300 0104                     STS UHORA, R16
000132 9300 0105                     STS DHORA, R16
000134 9300 0106                     STS UDIA, R16
000136 9300 0107                     STS DDIA, R16
000138 9300 0108                     STS UMES, R16
00013a 9300 0109                     STS DMES, R16
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 ; Rutina de interrupcin para PCINT1 (botn en PC2)
                                 PCINT1_ISR:
00013c 930f                          PUSH R16
00013d b70f                          IN R16, SREG
00013e 930f                          PUSH R16
                                 
                                     ; Debounce: Esperar un poco para evitar rebotes
00013f d0f8                          RCALL DELAY_DEBOUNCE
                                 
                                     ; Verificar si el botn en PC2 fue presionado
000140 9932                          SBIC PINC, PC2        ; Si se presiona PC2 (cambio de modo)
000141 d004                          RCALL CAMBIAR_MODO    ; Llamar a la funcin para cambiar el modo
                                 
                                     ; Restaurar el estado de los registros
000142 910f                          POP R16
000143 bf0f                          OUT SREG, R16
000144 910f                          POP R16
                                 
000145 9518                          RETI                  ; Retornar de la interrupcin
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 ; Funcin para cambiar el modo
                                 CAMBIAR_MODO:
000146 9533                          INC MODO             ; Incrementar el modo en 1
000147 3038                          CPI MODO, MODOS      ; Verificar si el modo supera el lmite
000148 f008                          BRLO CAMBIAR_MODO_FIN ; Si no, continuar
000149 e030                          LDI MODO, 0          ; Si supera el lmite, reiniciar a 0
                                 CAMBIAR_MODO_FIN:
00014a 9508                          RET                  ; Retornar
                                 
                                 ;--------------------------------------------------------------------------------------------------------------------------------------
                                 INCREMENTAR_CONFIG:
00014b 3031                          CPI MODO, 1
00014c f0d1                          BREQ INCREMENTAR_HORA
00014d 3032                          CPI MODO, 2
00014e f029                          BREQ INCREMENTAR_MIN
00014f 3034                          CPI MODO, 4
000150 f149                          BREQ INCREMENTAR_DIA
000151 3035                          CPI MODO, 5
000152 f1d1                          BREQ INCREMENTAR_MES
000153 9508                          RET
                                 
                                 INCREMENTAR_MIN:
000154 9100 0102                     LDS R16, UMIN
000156 9503                          INC R16
000157 300a                          CPI R16, MAX_UMIN
000158 f459                          BRNE INCREMENTAR_MIN_FIN
000159 e000                          LDI R16, 0x00
00015a 9110 0103                     LDS R17, DMIN
00015c 9513                          INC R17
00015d 9310 0103                     STS DMIN, R17
00015f 3016                          CPI R17, MAX_DMIN
000160 f419                          BRNE INCREMENTAR_MIN_FIN
000161 e010                          LDI R17, 0x00
000162 9310 0103                     STS DMIN, R17
                                 INCREMENTAR_MIN_FIN:
000164 9300 0102                     STS UMIN, R16
000166 9508                          RET
                                 
                                 INCREMENTAR_HORA:
000167 9100 0104                     LDS R16, UHORA
000169 9503                          INC R16
00016a 300a                          CPI R16, MAX_UHORA
00016b f459                          BRNE INCREMENTAR_HORA_FIN
00016c e000                          LDI R16, 0x00
00016d 9110 0105                     LDS R17, DHORA
00016f 9513                          INC R17
000170 9310 0105                     STS DHORA, R17
000172 3012                          CPI R17, MAX_DHORA
000173 f419                          BRNE INCREMENTAR_HORA_FIN
000174 e010                          LDI R17, 0x00
000175 9310 0105                     STS DHORA, R17
                                 INCREMENTAR_HORA_FIN:
000177 9300 0104                     STS UHORA, R16
000179 9508                          RET
                                 
                                 INCREMENTAR_DIA:
00017a 9100 0106                     LDS R16, UDIA
00017c 9503                          INC R16
00017d 300a                          CPI R16, MAX_UDIA
00017e f459                          BRNE INCREMENTAR_DIA_FIN
00017f e000                          LDI R16, 0x00
000180 9110 0107                     LDS R17, DDIA
000182 9513                          INC R17
000183 9310 0107                     STS DDIA, R17
000185 3013                          CPI R17, MAX_DDIA
000186 f419                          BRNE INCREMENTAR_DIA_FIN
000187 e010                          LDI R17, 0x00
000188 9310 0107                     STS DDIA, R17
                                 INCREMENTAR_DIA_FIN:
00018a 9300 0106                     STS UDIA, R16
00018c 9508                          RET
                                 
                                 INCREMENTAR_MES:
00018d 9100 0108                     LDS R16, UMES
00018f 9503                          INC R16
000190 300a                          CPI R16, MAX_UMES
000191 f459                          BRNE INCREMENTAR_MES_FIN
000192 e000                          LDI R16, 0x00
000193 9110 0109                     LDS R17, DMES
000195 9513                          INC R17
000196 9310 0109                     STS DMES, R17
000198 3011                          CPI R17, MAX_DMES
000199 f419                          BRNE INCREMENTAR_MES_FIN
00019a e010                          LDI R17, 0x00
00019b 9310 0109                     STS DMES, R17
                                 INCREMENTAR_MES_FIN:
00019d 9300 0108                     STS UMES, R16
00019f 9508                          RET
                                 
                                 DECREMENTAR_CONFIG:
0001a0 3031                          CPI MODO, 1
0001a1 f0c1                          BREQ DECREMENTAR_HORA
0001a2 3032                          CPI MODO, 2
0001a3 f029                          BREQ DECREMENTAR_MIN
0001a4 3034                          CPI MODO, 4
0001a5 f129                          BREQ DECREMENTAR_DIA
0001a6 3035                          CPI MODO, 5
0001a7 f1a1                          BREQ DECREMENTAR_MES
0001a8 9508                          RET
                                 
                                 DECREMENTAR_MIN:
0001a9 9100 0102                     LDS R16, UMIN
0001ab 950a                          DEC R16
0001ac 3f0f                          CPI R16, 0xFF
0001ad f449                          BRNE DECREMENTAR_MIN_FIN
0001ae e009                          LDI R16, 0x09
0001af 9110 0103                     LDS R17, DMIN
0001b1 951a                          DEC R17
0001b2 3f1f                          CPI R17, 0xFF
0001b3 f419                          BRNE DECREMENTAR_MIN_FIN
0001b4 e015                          LDI R17, 0x05
0001b5 9310 0103                     STS DMIN, R17
                                 DECREMENTAR_MIN_FIN:
0001b7 9300 0102                     STS UMIN, R16
0001b9 9508                          RET
                                 
                                 DECREMENTAR_HORA:
0001ba 9100 0104                     LDS R16, UHORA
0001bc 950a                          DEC R16
0001bd 3f0f                          CPI R16, 0xFF
0001be f449                          BRNE DECREMENTAR_HORA_FIN
0001bf e009                          LDI R16, 0x09
0001c0 9110 0105                     LDS R17, DHORA
0001c2 951a                          DEC R17
0001c3 3f1f                          CPI R17, 0xFF
0001c4 f419                          BRNE DECREMENTAR_HORA_FIN
0001c5 e011                          LDI R17, 0x01
0001c6 9310 0105                     STS DHORA, R17
                                 DECREMENTAR_HORA_FIN:
0001c8 9300 0104                     STS UHORA, R16
0001ca 9508                          RET
                                 
                                 DECREMENTAR_DIA:
0001cb 9100 0106                     LDS R16, UDIA
0001cd 950a                          DEC R16
0001ce 3f0f                          CPI R16, 0xFF
0001cf f449                          BRNE DECREMENTAR_DIA_FIN
0001d0 e009                          LDI R16, 0x09
0001d1 9110 0107                     LDS R17, DDIA
0001d3 951a                          DEC R17
0001d4 3f1f                          CPI R17, 0xFF
0001d5 f419                          BRNE DECREMENTAR_DIA_FIN
0001d6 e012                          LDI R17, 0x02
0001d7 9310 0107                     STS DDIA, R17
                                 DECREMENTAR_DIA_FIN:
0001d9 9300 0106                     STS UDIA, R16
0001db 9508                          RET
                                 
                                 DECREMENTAR_MES:
0001dc 9100 0108                     LDS R16, UMES
0001de 950a                          DEC R16
0001df 3f0f                          CPI R16, 0xFF
0001e0 f449                          BRNE DECREMENTAR_MES_FIN
0001e1 e009                          LDI R16, 0x09
0001e2 9110 0109                     LDS R17, DMES
0001e4 951a                          DEC R17
0001e5 3f1f                          CPI R17, 0xFF
0001e6 f419                          BRNE DECREMENTAR_MES_FIN
0001e7 e010                          LDI R17, 0x00
0001e8 9310 0109                     STS DMES, R17
                                 DECREMENTAR_MES_FIN:
0001ea 9300 0108                     STS UMES, R16
0001ec 9508                          RET
                                 
                                 ;---------------------------------------------------------------------------------------------------------------------
                                 
                                 MOSTRAR_UHORA:
0001ed 982a                          CBI     PORTB, PB2    ; Apagar display de decenas de horas
0001ee 982b                          CBI     PORTB, PB3    ; Apagar display de unidades de horas
0001ef 9100 0104                     LDS     R16, UHORA    ; Cargar valor de unidades de horas
0001f1 d03b                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
0001f2 9a2a                          SBI     PORTB, PB2    ; Encender display de unidades de horas
0001f3 d040                          RCALL   DELAY         ; Pequeo retardo
0001f4 9508                          RET
                                 
                                 MOSTRAR_DHORA:
0001f5 982a                          CBI     PORTB, PB2    ; Apagar display de unidades de horas
0001f6 982b                          CBI     PORTB, PB3    ; Apagar display de decenas de horas
0001f7 9100 0105                     LDS     R16, DHORA    ; Cargar valor de decenas de horas
0001f9 d033                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
0001fa 9a2b                          SBI     PORTB, PB3    ; Encender display de decenas de horas
0001fb d038                          RCALL   DELAY         ; Pequeo retardo
0001fc 9508                          RET
                                 
                                 MOSTRAR_UMIN:
0001fd 9828                          CBI     PORTB, PB0    ; Apagar display de decenas de minutos
0001fe 9829                          CBI     PORTB, PB1    ; Apagar display de unidades de minutos
0001ff 9100 0102                     LDS     R16, UMIN     ; Cargar valor de unidades de minutos
000201 d02b                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
000202 9a28                          SBI     PORTB, PB0    ; Encender display de unidades de minutos
000203 d030                          RCALL   DELAY         ; Pequeo retardo
000204 9508                          RET
                                 
                                 MOSTRAR_DMIN:
000205 9828                          CBI     PORTB, PB0    ; Apagar display de unidades de minutos
000206 9829                          CBI     PORTB, PB1    ; Apagar display de decenas de minutos
000207 9100 0103                     LDS     R16, DMIN     ; Cargar valor de decenas de minutos
000209 d023                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
00020a 9a29                          SBI     PORTB, PB1    ; Encender display de decenas de minutos
00020b d028                          RCALL   DELAY         ; Pequeo retardo
00020c 9508                          RET
                                 
                                 MOSTRAR_UDIA:
00020d 982a                          CBI     PORTB, PB2    ; Apagar display de decenas de das
00020e 982b                          CBI     PORTB, PB3    ; Apagar display de unidades de das
00020f 9100 0106                     LDS     R16, UDIA     ; Cargar valor de unidades de das
000211 d01b                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
000212 9a2a                          SBI     PORTB, PB2    ; Encender display de unidades de das
000213 d020                          RCALL   DELAY         ; Pequeo retardo
000214 9508                          RET
                                 
                                 MOSTRAR_DDIA:
000215 982a                          CBI     PORTB, PB2    ; Apagar display de unidades de das
000216 982b                          CBI     PORTB, PB3    ; Apagar display de decenas de das
000217 9100 0107                     LDS     R16, DDIA     ; Cargar valor de decenas de das
000219 d013                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
00021a 9a2b                          SBI     PORTB, PB3    ; Encender display de decenas de das
00021b d018                          RCALL   DELAY         ; Pequeo retardo
00021c 9508                          RET
                                 
                                 MOSTRAR_UMES:
00021d 9828                          CBI     PORTB, PB0    ; Apagar display de decenas de meses
00021e 9829                          CBI     PORTB, PB1    ; Apagar display de unidades de meses
00021f 9100 0108                     LDS     R16, UMES     ; Cargar valor de unidades de meses
000221 d00b                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
000222 9a28                          SBI     PORTB, PB0    ; Encender display de unidades de meses
000223 d010                          RCALL   DELAY         ; Pequeo retardo
000224 9508                          RET
                                 
                                 MOSTRAR_DMES:
000225 9828                          CBI     PORTB, PB0    ; Apagar display de unidades de meses
000226 9829                          CBI     PORTB, PB1    ; Apagar display de decenas de meses
000227 9100 0109                     LDS     R16, DMES     ; Cargar valor de decenas de meses
000229 d003                          RCALL   MOSTRAR_DIGITO ; Mostrar dgito en el display
00022a 9a29                          SBI     PORTB, PB1    ; Encender display de decenas de meses
00022b d008                          RCALL   DELAY         ; Pequeo retardo
00022c 9508                          RET
                                 
                                 ;---------------------------------------------------------------------------------------------------------------------
                                 
                                 MOSTRAR_DIGITO:
00022d e7e8                          LDI     ZL, LOW(TABLA << 1)  ; Cargar direccin baja de la tabla de segmentos
00022e e0f4                          LDI     ZH, HIGH(TABLA << 1) ; Cargar direccin alta de la tabla de segmentos
00022f 0fe0                          ADD     ZL, R16              ; Sumar el valor del dgito a la direccin de la tabla
000230 1df1                          ADC     ZH, R1               ; Aadir el acarreo si es necesario
000231 9104                          LPM     R16, Z               ; Cargar el patrn de segmentos desde la tabla
000232 b90b                          OUT     PORTD, R16           ; Mostrar el patrn en el display
000233 9508                          RET
                                 
                                 ;---------------------------------------------------------------------------------------------------------------------
                                 
                                 DELAY:
000234 e342                          LDI     R20, 50              ; Cargar valor para el retardo
                                 DELAY_LOOP:
000235 954a                          DEC     R20                  ; Decrementar el contador
000236 f7f1                          BRNE    DELAY_LOOP           ; Repetir hasta que el contador sea cero
000237 9508                          RET
                                 
                                 DELAY_DEBOUNCE:
000238 e644                          LDI     R20, 100             ; Cargar valor para el retardo de debounce
                                 DELAY_DEBOUNCE_LOOP:
000239 954a                          DEC     R20
00023a f7f1                          BRNE    DELAY_DEBOUNCE_LOOP
00023b 9508                          RET
                                 
                                 ;---------------------------------------------------------------------------------------------------------------------
                                 
                                 TABLA:
00023c 063f
00023d 4f5b
00023e 6d66
00023f 077d


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   1 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 185 r17:  45 r18:   5 r19:  20 r20:   4 
r21:   0 r22:   0 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 9 out of 35 (25.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  16 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :  29 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   1 cbi   :  28 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  44 cpse  :   0 dec   :  10 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :  20 jmp   :   1 
ld    :   0 ldd   :   0 ldi   :  52 lds   :  34 lpm   :   2 lsl   :   0 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  16 pop   :   6 
push  :   6 rcall :  36 ret   :  23 reti  :   3 rjmp  :  17 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  20 sbic  :   3 sbis  :   1 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  64 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000482   1086     10   1096   32768   3.3%
[.dseg] 0x000100 0x00010a      0     10     10    2048   0.5%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
