VERSION 10 1 2
SYM_BEGIN 17
9 10
b_ram_lcfg
13 112
/home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_corever2_MiniMotorway/core ver 2/prim_util_memload.svh
2 6
cfg_en
1 22
prim_ram_2p_pkg::cfg_t
5 29
prim_ram_2p_pkg::ram_2p_cfg_t
4 12
ram_2p_cfg_t
6 10
a_ram_fcfg
16 15
simutil_set_mem
10 15
simutil_get_mem
8 10
a_ram_lcfg
11 5
index
3 3
cfg
0 5
cfg_t
14 15
simutil_memload
12 3
val
15 4
file
7 10
b_ram_fcfg
SYM_END
TYPEDEF_BEGIN 2
0 193 
0 -1 1 0x0 1 0 2 0 0 8 9 5 2 2 0 0 0x2 1 2 2 4 0x0 1 0 10 0 1 1 9 140733193388033 0 0 0 0 1 0x1 0 0 0 -1 3 0 0x0 1 0 10 0 4294967295 1 262153 140733193388036 0 3 3 0 4 0x1 0 0 0 -1 0x3 0x1 1 0  
4 894 
4 -1 5 0x0 1 0 2 0 0 8 9 20 4 4 0 0 0x2 1 4 6 15 0x0 1 0 2 0 0 8 9 140733193388037 2 2 0 0 0x2 1 2 2 4 0x0 1 0 10 0 1 1 9 140733193388033 0 0 0 0 1 0x1 0 0 0 -1 3 0 0x0 1 0 10 0 4294967295 1 262153 140733193388036 0 3 3 0 4 0x1 0 0 0 -1 0x3 0x1 0 0 0 -1 7 10 0x0 1 0 2 0 0 8 9 140733193388037 2 2 0 0 0x2 1 2 2 4 0x0 1 0 10 0 1 1 9 140733193388033 0 0 0 0 1 0x1 0 0 0 -1 3 0 0x0 1 0 10 0 4294967295 1 262153 140733193388036 0 3 3 0 4 0x1 0 0 0 -1 0x3 0x1 0 0 0 -1 8 5 0x0 1 0 2 0 0 8 9 140733193388037 2 2 0 0 0x2 1 2 2 4 0x0 1 0 10 0 1 1 9 140733193388033 0 0 0 0 1 0x1 0 0 0 -1 3 0 0x0 1 0 10 0 4294967295 1 262153 140733193388036 0 3 3 0 4 0x1 0 0 0 -1 0x3 0x1 0 0 0 -1 9 0 0x0 1 0 2 0 0 8 9 140733193388037 2 2 0 0 0x2 1 2 2 4 0x0 1 0 10 0 1 1 9 140733193388033 0 0 0 0 1 0x1 0 0 0 -1 3 0 0x0 1 0 10 0 4294967295 1 262153 140733193388036 0 3 3 0 4 0x1 0 0 0 -1 0x3 0x1 0 0 0 -1 0x3 0x1 2 0  
TYPEDEF_END 
TF_BEGIN 3
10 203 
10 -1 -1 0 2 1 0 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 0 11 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 1 0 12 0x0 1 0 12 0 4294967295 40 262185 312 0 311 311 0 312 0x1 2 1 13 46  
14 142 
14 -1 -1 1 1 1 0 0x0 1 0 0 0 1 4 0 0 0 2147483648 2147483647 2147483648 0 0x1 0 15 0x0 1 0 52 16 1 8 17413 0 0 0 4294967295 0 0 0x1 1 1 13 27  
16 203 
16 -1 -1 0 2 1 0 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 0 11 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 1 0 12 0x0 1 0 12 0 4294967295 40 262185 312 0 311 311 0 312 0x1 1 1 13 36  
TF_END 
