{"vcs1":{"timestamp_begin":1681693602.548388607, "rt":1.22, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1681693603.843169777, "rt":1.19, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1681693605.094426117, "rt":0.32, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693602.138263006}
{"VCS_COMP_START_TIME": 1681693602.138263006}
{"VCS_COMP_END_TIME": 1681693977.090762018}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338252}}
{"stitch_vcselab": {"peak_mem": 222432}}
