
SID88.elf:     file format elf32-avr
SID88.elf
architecture: avr:51, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00000094 vaddr 0x00000000 paddr 0x00000000 align 2**1
         filesz 0x0000313a memsz 0x0000313a flags r-x
    LOAD off    0x000031ce vaddr 0x00800100 paddr 0x0000313a align 2**0
         filesz 0x00000658 memsz 0x00000658 flags rw-
    LOAD off    0x00003826 vaddr 0x00800758 paddr 0x00800758 align 2**0
         filesz 0x00000000 memsz 0x000003ba flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000658  00800100  0000313a  000031ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000313a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003ba  00800758  00800758  00003826  2**0
                  ALLOC
  3 .stab         000048b4  00000000  00000000  00003828  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f87  00000000  00000000  000080dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00009063  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001c8  00000000  00000000  00009092  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004c39  00000000  00000000  0000925a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ea1  00000000  00000000  0000de93  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001455  00000000  00000000  0000ed34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000788  00000000  00000000  0001018c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002243  00000000  00000000  00010914  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000032aa  00000000  00000000  00012b57  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000380  00000000  00000000  00015e01  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00800100 l    d  .data	00000000 .data
00000000 l    d  .text	00000000 .text
00800758 l    d  .bss	00000000 .bss
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 Main.cpp
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
0080010d l     O .data	00000001 __vector_16::iSegmentToogle
00800819 l     O .bss	00000001 __vector_16::LastADCMUX
0080081a l     O .bss	00000001 __vector_16::ADCState
0080081b l     O .bss	00000001 __vector_16::SegmentCount
0080081c l     O .bss	00000008 guard variable for HandleFlash()::Timer
00800824 l     O .bss	00000004 HandleFlash()::Timer
00800828 l     O .bss	00000001 HandleFlash()::state
008009b0 l     O .bss	00000065 ProtoReply(char const*, ...)::str
0080074c l     O .data	0000000b SegCode
00800a15 l     O .bss	00000002 CommandHandler()::BufIndex
00800a17 l     O .bss	000000fa CommandHandler()::rxpacketbuf
00800829 l     O .bss	00000001 HB_Led_Toggle()::Toggle
00001d46 l     F .text	0000003e _GLOBAL__sub_I_DebugUart
00000000 l    df *ABS*	00000000 avrutils.cpp
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
00000000 l    df *ABS*	00000000 vfprintf.c
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
0000017a l     O .text	00000004 __c.2004
00000176 l     O .text	00000004 __c.2006
00000000 l    df *ABS*	00000000 _udivmodsi4.o
00002c44 l       .text	00000000 __udivmodsi4_ep
00002c2a l       .text	00000000 __udivmodsi4_loop
00000000 l    df *ABS*	00000000 _exit.o
00003138 l       .text	00000000 __stop_program
00000000 l    df *ABS*	00000000 _clear_bss.o
000002aa l       .text	00000000 .do_clear_bss_start
000002a8 l       .text	00000000 .do_clear_bss_loop
00000000 l    df *ABS*	00000000 fputc.c
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
00000000 l    df *ABS*	00000000 snprintf.c
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
00000000 l    df *ABS*	00000000 vsnprintf.c
0000003e l       *ABS*	00000000 __SP_H__
0000003d l       *ABS*	00000000 __SP_L__
0000003f l       *ABS*	00000000 __SREG__
0000003b l       *ABS*	00000000 __RAMPZ__
00000000 l       *ABS*	00000000 __tmp_reg__
00000001 l       *ABS*	00000000 __zero_reg__
00000000 l    df *ABS*	00000000 
000002f0  w      .text	00000000 __vector_22
00800816 g     O .bss	00000001 PWMdutymax
000002f0  w      .text	00000000 __vector_28
00002b1c g     F .text	0000008a log
00800107 g     O .data	00000002 PWMfactormax
008008ac  w    O .bss	00000104 Uart<1, 115200ul, 128, 256, 0ul>::TxQueue
00002c6e g       .text	00000018 __umulhisi3
000002f0  w      .text	00000000 __vector_1
00002c06 g       .text	00000000 __fp_mpack_finite
00002c66 g       .text	00000008 __tablejump__
000004b4 g     F .text	00000048 __vector_32
0080077e g     O .bss	00000002 iAD_Flash_Current
000025fa g     F .text	00000004 __divsf3
00002cbe g       .text	00000036 __epilogue_restores__
00002812 g     F .text	00000022 __fp_round
00002f8e g     F .text	0000007a snprintf
000002f0  w      .text	00000000 __vector_34
00002f26 g       .text	00000000 __mulhi_const_10
00002834 g     F .text	00000044 __fp_split3
00002b9c g       .text	00000000 modff
00000278 g       .text	00000000 __trampolines_start
0000279c g     F .text	00000048 __fp_cmp
0000313a g       .text	00000000 _etext
00800761 g     O .bss	00000004 LuxTimer
00002cf4 g       .text	00000008 __tablejump_elpm__
000015e6 g     F .text	00000234 LumHandler(bool)
00002528 g     F .text	0000000a __subsf3
000002f0  w      .text	00000000 __vector_24
000003b6 g     F .text	00000056 __vector_12
0000307a g     F .text	000000bc __ultoa_invert
00000ca6 g     F .text	0000064a CommandHandler()
000002f0 g       .text	00000000 __bad_interrupt
00800103 g     O .data	00000002 iShowTimeOut
00003792 g       *ABS*	00000000 __data_load_end
00001dbc g     F .text	00000016 Reboot()
000004b4  w    F .text	00000048 Uart<1, 115200ul, 128, 256, 0ul>::__vector_TxComplete()
000002f0  w      .text	00000000 __vector_6
000009ac g     F .text	0000024e ShowHelp()
00800765 g     O .bss	00000004 ShowSpeedTimer
0080075e g     O .bss	00000001 gIntensity
0000040c g     F .text	000000a8 __vector_31
00002aaa g     F .text	0000006c ldexp
00003008 g     F .text	00000072 vsnprintf
000025f2 g       .text	00000000 __lesf2
0080082a  w    O .bss	00000082 Uart<1, 115200ul, 128, 256, 0ul>::RxQueue
00000278 g       .text	00000000 __trampolines_end
008007e7 g     O .bss	00000001 fregistercount
000002f0  w      .text	00000000 __vector_3
00002878 g     F .text	0000000e __fp_zero
000025f2 g       .text	00000000 __nesf2
000002f0  w      .text	00000000 __vector_23
0000313a g       *ABS*	00000000 __data_load_start
0000027a g       .text	00000000 __dtors_end
00800b12 g       .bss	00000000 __bss_end
000002f4 g     F .text	000000c2 __vector_30
000002f0  w      .text	00000000 __vector_25
00002f10 g     F .text	00000016 strnlen
00800100 g     O .data	00000001 bAutoPWM
0080076a g     O .bss	00000010 iAD_Segment
00002614 g     F .text	000000cc __divsf3x
000002f0  w      .text	00000000 __vector_11
00002d38 g     F .text	000001b0 __ftoa_engine
0000027a  w      .text	00000000 __init
00002886 g       .text	00000000 __gtsf2
0000040c  w    F .text	000000a8 Uart<1, 115200ul, 128, 256, 0ul>::__vector_DataRegisterEmpty()
00800109 g     O .data	00000002 PWMfactormin
000002f0  w      .text	00000000 __vector_13
000028aa g       .text	00000000 __mulsf3_pse
000002f0  w      .text	00000000 __vector_17
000027f0 g     F .text	00000006 __fp_nan
000002f0  w      .text	00000000 __vector_19
0000181a  w    F .text	00000054 Uart<1, 115200ul, 128, 256, 0ul>::Uart()
000002f0  w      .text	00000000 __vector_7
008007e8 g     O .bss	00000016 fregister1
00002b9c g     F .text	00000066 modf
000027e4 g     F .text	0000000c __fp_inf
000008ae g     F .text	000000b0 ProtoReply(char const*, ...)
000002a0 g       .text	00000010 __do_clear_bss
00002ee8 g     F .text	00000016 strnlen_P
00810000 g       .stab	00000000 __eeprom_end
000028a6 g     F .text	000000c2 __mulsf3x
00800758  w    O .bss	00000004 SystemTimerAvr<SystemTimerSetup, unsigned long, false>::m_TimerVal
00800782 g     O .bss	00000065 txtInfo
00002726 g       .text	00000000 __floatsisf
00000000 g       .text	00000000 __vectors
000002f0  w      .text	00000000 __vector_27
00800758 g       .data	00000000 __data_end
00002954 g     F .text	00000098 pow
000025f2 g       .text	00000000 __eqsf2
0080075d  w    O .bss	00000001 Uart<1, 115200ul, 128, 256, 0ul>::RxError
00000000  w      .text	00000000 __vector_default
0080075f g     O .bss	00000002 CurrentSpeed
000002f0  w      .text	00000000 __vector_5
000002f0  w      .text	00000000 __vector_33
0000181a  w    F .text	00000054 Uart<1, 115200ul, 128, 256, 0ul>::Uart()
000003b6  w    F .text	00000056 SystemTimerAvr<SystemTimerSetup, unsigned long, false>::__vector_TimerIsr()
00002c62 g       .text	00000004 __tablejump2__
00000278 g       .text	00000000 __ctors_start
0080010b g     O .data	00000002 PWMmanfactor
00000286 g       .text	0000001a __do_copy_data
000002f4  w    F .text	000000c2 Uart<1, 115200ul, 128, 256, 0ul>::__vector_RxComplete()
0000186e  w    F .text	00000054 Uart<1, 115200ul, 128, 256, 0ul>::Init()
00002a4e g     F .text	0000004a __fp_powser
000025f2 g     F .text	00000008 __cmpsf2
00002804 g     F .text	0000000e __fp_pscB
00002844 g       .text	00000000 __fp_splitA
00800814 g     O .bss	00000002 LUX_VALUE
0000077c g     F .text	00000132 HandleFlash()
00800758 g       .bss	00000000 __bss_start
000018c2 g     F .text	00000484 main
00001da0 g     F .text	0000001c delay_ms(unsigned int)
00800101 g     O .data	00000002 iShowFlash
000025f2 g       .text	00000000 __ltsf2
000002f0  w      .text	00000000 __vector_4
00800817 g     O .bss	00000001 PWMdutymin
00002c02 g     F .text	0000001c __fp_mpack
000029f6 g     F .text	00000062 exp
00000bfa g     F .text	000000ac SetDisplaySpeed(unsigned int)
00800769 g     O .bss	00000001 bFlashState
0000288e g     F .text	00000004 __mulsf3
00002efe g     F .text	00000012 strcmp
00000000  w      *ABS*	00000000 __heap_end
0080077c g     O .bss	00000002 iAD_BG_Flash_Current
00002a98 g     F .text	0000000e inverse
000002f0  w      .text	00000000 __vector_9
000002f0  w      .text	00000000 __vector_2
0080077a g     O .bss	00000002 iAD_Batteri_Current
0000254c g     F .text	000000c0 __addsf3x
00002886 g     F .text	00000008 __gesf2
000012f0 g     F .text	000002f6 getLux(unsigned char)
000002f0  w      .text	00000000 __vector_21
00800105 g     O .data	00000002 Column
0000074a g     F .text	0000001e __vector_15
00001d84 g     F .text	0000001c delay(unsigned int)
000027f6 g     F .text	0000000e __fp_pscA
00002f36 g     F .text	00000058 fputc
000002f0  w      .text	00000000 __vector_29
0000027a g       .text	00000000 __dtors_start
0000027a g       .text	00000000 __ctors_end
0000095e g     F .text	0000004e GetInteger(char*, int)
000010ff  w      *ABS*	00000000 __stack
00800758 g       .data	00000000 _edata
008007fe g     O .bss	00000016 fregister0
00800b12 g       .stab	00000000 _end
00000768 g     F .text	00000014 __vector_8
000002f0  w      .text	00000000 __vector_26
00002618 g       .text	00000000 __divsf3_pse
0080075c  w    O .bss	00000001 Uart<1, 115200ul, 128, 256, 0ul>::m_Busy
00003136  w      .text	00000000 exit
00002722 g     F .text	0000007a __floatunsisf
00800b11 g     O .bss	00000001 ResetSource
000004fc g     F .text	000000cc init()
00002c1e g       .text	00000044 __udivmodsi4
00002cfc g     F .text	0000003c atoi
000026ca g     F .text	00000058 __fixunssfsi
00003136 g       .text	00000000 _exit
000002f0  w      .text	00000000 __vector_14
000002f0  w      .text	00000000 __vector_10
000002b0 g     F .text	00000018 BootSourceInit
000005c8 g     F .text	00000182 __vector_16
00800100 g       .data	00000000 __data_start
000002f0  w      .text	00000000 __vector_18
00800818 g     O .bss	00000001 DebugUart
000002f0  w      .text	00000000 __vector_20
00800780 g     O .bss	00000002 iAD_BG_Segment_Current
0000252a g       .text	00000000 __addsf3
00002c86 g       .text	00000038 __prologue_saves__
00001dd2 g     F .text	00000756 vfprintf
0000287a g       .text	00000000 __fp_szero
000002c8 g       .text	00000020 __do_global_ctors



Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__ctors_end>
       4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
       8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
       c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      10:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      14:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      18:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      1c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      20:	0c 94 b4 03 	jmp	0x768	; 0x768 <__vector_8>
      24:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      28:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      2c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      30:	0c 94 db 01 	jmp	0x3b6	; 0x3b6 <__vector_12>
      34:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      38:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      3c:	0c 94 a5 03 	jmp	0x74a	; 0x74a <__vector_15>
      40:	0c 94 e4 02 	jmp	0x5c8	; 0x5c8 <__vector_16>
      44:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      48:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      4c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      50:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      54:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      58:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      5c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      60:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      64:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      68:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      6c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      70:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      74:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      78:	0c 94 7a 01 	jmp	0x2f4	; 0x2f4 <__vector_30>
      7c:	0c 94 06 02 	jmp	0x40c	; 0x40c <__vector_31>
      80:	0c 94 5a 02 	jmp	0x4b4	; 0x4b4 <__vector_32>
      84:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      88:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      8c:	43 08       	sbc	r4, r3
      8e:	bd 06       	cpc	r11, r29
      90:	bd 06       	cpc	r11, r29
      92:	22 08       	sbc	r2, r2
      94:	bd 06       	cpc	r11, r29
      96:	40 08       	sbc	r4, r0
      98:	bd 06       	cpc	r11, r29
      9a:	bd 06       	cpc	r11, r29
      9c:	bd 06       	cpc	r11, r29
      9e:	d1 07       	cpc	r29, r17
      a0:	bd 06       	cpc	r11, r29
      a2:	bd 06       	cpc	r11, r29
      a4:	bd 06       	cpc	r11, r29
      a6:	bd 06       	cpc	r11, r29
      a8:	bd 06       	cpc	r11, r29
      aa:	bd 06       	cpc	r11, r29
      ac:	91 07       	cpc	r25, r17
      ae:	6c 07       	cpc	r22, r28
      b0:	bd 06       	cpc	r11, r29
      b2:	57 07       	cpc	r21, r23
      b4:	bd 06       	cpc	r11, r29
      b6:	4e 07       	cpc	r20, r30
      b8:	bd 06       	cpc	r11, r29
      ba:	bd 06       	cpc	r11, r29
      bc:	bd 06       	cpc	r11, r29
      be:	bd 06       	cpc	r11, r29
      c0:	bd 06       	cpc	r11, r29
      c2:	bd 06       	cpc	r11, r29
      c4:	bd 06       	cpc	r11, r29
      c6:	bd 06       	cpc	r11, r29
      c8:	bd 06       	cpc	r11, r29
      ca:	bd 06       	cpc	r11, r29
      cc:	43 08       	sbc	r4, r3
      ce:	bd 06       	cpc	r11, r29
      d0:	bd 06       	cpc	r11, r29
      d2:	3d 07       	cpc	r19, r29
      d4:	bd 06       	cpc	r11, r29
      d6:	40 08       	sbc	r4, r0
      d8:	bd 06       	cpc	r11, r29
      da:	bd 06       	cpc	r11, r29
      dc:	bd 06       	cpc	r11, r29
      de:	10 07       	cpc	r17, r16
      e0:	bd 06       	cpc	r11, r29
      e2:	bd 06       	cpc	r11, r29
      e4:	bd 06       	cpc	r11, r29
      e6:	bd 06       	cpc	r11, r29
      e8:	bd 06       	cpc	r11, r29
      ea:	fb 06       	cpc	r15, r27
      ec:	ea 06       	cpc	r14, r26
      ee:	d9 06       	cpc	r13, r25
      f0:	bd 06       	cpc	r11, r29
      f2:	57 07       	cpc	r21, r23
      f4:	07 63       	ori	r16, 0x37	; 55
      f6:	42 36       	cpi	r20, 0x62	; 98
      f8:	b7 9b       	sbis	0x16, 7	; 22
      fa:	d8 a7       	std	Y+40, r29	; 0x28
      fc:	1a 39       	cpi	r17, 0x9A	; 154
      fe:	68 56       	subi	r22, 0x68	; 104
     100:	18 ae       	std	Y+56, r1	; 0x38
     102:	ba ab       	std	Y+50, r27	; 0x32
     104:	55 8c       	ldd	r5, Z+29	; 0x1d
     106:	1d 3c       	cpi	r17, 0xCD	; 205
     108:	b7 cc       	rjmp	.-1682   	; 0xfffffa78 <__eeprom_end+0xff7efa78>
     10a:	57 63       	ori	r21, 0x37	; 55
     10c:	bd 6d       	ori	r27, 0xDD	; 221
     10e:	ed fd       	.word	0xfded	; ????
     110:	75 3e       	cpi	r23, 0xE5	; 229
     112:	f6 17       	cp	r31, r22
     114:	72 31       	cpi	r23, 0x12	; 18
     116:	bf 00       	.word	0x00bf	; ????
     118:	00 00       	nop
     11a:	80 3f       	cpi	r24, 0xF0	; 240
     11c:	08 00       	.word	0x0008	; ????
     11e:	00 00       	nop
     120:	be 92       	st	-X, r11
     122:	24 49       	sbci	r18, 0x94	; 148
     124:	12 3e       	cpi	r17, 0xE2	; 226
     126:	ab aa       	std	Y+51, r10	; 0x33
     128:	aa 2a       	or	r10, r26
     12a:	be cd       	rjmp	.-1156   	; 0xfffffca8 <__eeprom_end+0xff7efca8>
     12c:	cc cc       	rjmp	.-1640   	; 0xfffffac6 <__eeprom_end+0xff7efac6>
     12e:	4c 3e       	cpi	r20, 0xEC	; 236
     130:	00 00       	nop
     132:	00 80       	ld	r0, Z
     134:	be ab       	std	Y+54, r27	; 0x36
     136:	aa aa       	std	Y+50, r10	; 0x32
     138:	aa 3e       	cpi	r26, 0xEA	; 234
     13a:	00 00       	nop
     13c:	00 00       	nop
     13e:	bf 00       	.word	0x00bf	; ????
     140:	00 00       	nop
     142:	80 3f       	cpi	r24, 0xF0	; 240
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 08       	sbc	r0, r0
     14a:	41 78       	andi	r20, 0x81	; 129
     14c:	d3 bb       	out	0x13, r29	; 19
     14e:	43 87       	std	Z+11, r20	; 0x0b
     150:	d1 13       	cpse	r29, r17
     152:	3d 19       	sub	r19, r13
     154:	0e 3c       	cpi	r16, 0xCE	; 206
     156:	c3 bd       	out	0x23, r28	; 35
     158:	42 82       	std	Z+2, r4	; 0x02
     15a:	ad 2b       	or	r26, r29
     15c:	3e 68       	ori	r19, 0x8E	; 142
     15e:	ec 82       	std	Y+4, r14	; 0x04
     160:	76 be       	out	0x36, r7	; 54
     162:	d9 8f       	std	Y+25, r29	; 0x19
     164:	e1 a9       	ldd	r30, Z+49	; 0x31
     166:	3e 4c       	sbci	r19, 0xCE	; 206
     168:	80 ef       	ldi	r24, 0xF0	; 240
     16a:	ff be       	out	0x3f, r15	; 63
     16c:	01 c4       	rjmp	.+2050   	; 0x970 <GetInteger(char*, int)+0x12>
     16e:	ff 7f       	andi	r31, 0xFF	; 255
     170:	3f 00       	.word	0x003f	; ????
     172:	00 00       	nop
	...

00000176 <__c.2006>:
     176:	6e 61 6e 00                                         nan.

0000017a <__c.2004>:
     17a:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     18a:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     19a:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     1aa:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     1ba:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     1ca:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     1da:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1ea:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1fa:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     20a:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     21a:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     22a:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     23a:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     24a:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     25a:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     26a:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000278 <__ctors_start>:
     278:	a3 0e       	add	r10, r19

0000027a <__ctors_end>:
     27a:	11 24       	eor	r1, r1
     27c:	1f be       	out	0x3f, r1	; 63
     27e:	cf ef       	ldi	r28, 0xFF	; 255
     280:	d0 e1       	ldi	r29, 0x10	; 16
     282:	de bf       	out	0x3e, r29	; 62
     284:	cd bf       	out	0x3d, r28	; 61

00000286 <__do_copy_data>:
     286:	17 e0       	ldi	r17, 0x07	; 7
     288:	a0 e0       	ldi	r26, 0x00	; 0
     28a:	b1 e0       	ldi	r27, 0x01	; 1
     28c:	ea e3       	ldi	r30, 0x3A	; 58
     28e:	f1 e3       	ldi	r31, 0x31	; 49
     290:	00 e0       	ldi	r16, 0x00	; 0
     292:	0b bf       	out	0x3b, r16	; 59
     294:	02 c0       	rjmp	.+4      	; 0x29a <__do_copy_data+0x14>
     296:	07 90       	elpm	r0, Z+
     298:	0d 92       	st	X+, r0
     29a:	a8 35       	cpi	r26, 0x58	; 88
     29c:	b1 07       	cpc	r27, r17
     29e:	d9 f7       	brne	.-10     	; 0x296 <__do_copy_data+0x10>

000002a0 <__do_clear_bss>:
     2a0:	2b e0       	ldi	r18, 0x0B	; 11
     2a2:	a8 e5       	ldi	r26, 0x58	; 88
     2a4:	b7 e0       	ldi	r27, 0x07	; 7
     2a6:	01 c0       	rjmp	.+2      	; 0x2aa <.do_clear_bss_start>

000002a8 <.do_clear_bss_loop>:
     2a8:	1d 92       	st	X+, r1

000002aa <.do_clear_bss_start>:
     2aa:	a2 31       	cpi	r26, 0x12	; 18
     2ac:	b2 07       	cpc	r27, r18
     2ae:	e1 f7       	brne	.-8      	; 0x2a8 <.do_clear_bss_loop>

000002b0 <BootSourceInit>:
struct CResetSource
{
public:
    void init(void) __attribute__((always_inline))
    {
        asm("wdr");
     2b0:	a8 95       	wdr
         MCUSR       &= ~0x1F;              // And clear it
         WDTCSR     |= (1 << WDCE) | (1 << WDE);
         WDTCSR     = 0x00;
        #elif defined(_AVR_IOM128_H_)
         FIXME(1a untested); 
         m_Source = MCUCSR & 0x1F;           // Store reset source
     2b2:	84 b7       	in	r24, 0x34	; 52
     2b4:	8f 71       	andi	r24, 0x1F	; 31
     2b6:	80 93 11 0b 	sts	0x0B11, r24
         MCUCSR      &= ~0x1F;              // And clear it
     2ba:	84 b7       	in	r24, 0x34	; 52
     2bc:	80 7e       	andi	r24, 0xE0	; 224
     2be:	84 bf       	out	0x34, r24	; 52
         WDTCR     |= (1 << WDCE) | (1 << WDE);
     2c0:	81 b5       	in	r24, 0x21	; 33
     2c2:	88 61       	ori	r24, 0x18	; 24
     2c4:	81 bd       	out	0x21, r24	; 33
         WDTCR     = 0x00;
     2c6:	11 bc       	out	0x21, r1	; 33

000002c8 <__do_global_ctors>:
     2c8:	12 e0       	ldi	r17, 0x02	; 2
     2ca:	ca e7       	ldi	r28, 0x7A	; 122
     2cc:	d2 e0       	ldi	r29, 0x02	; 2
     2ce:	00 e0       	ldi	r16, 0x00	; 0
     2d0:	06 c0       	rjmp	.+12     	; 0x2de <__do_global_ctors+0x16>
     2d2:	22 97       	sbiw	r28, 0x02	; 2
     2d4:	01 09       	sbc	r16, r1
     2d6:	fe 01       	movw	r30, r28
     2d8:	0b bf       	out	0x3b, r16	; 59
     2da:	0e 94 7a 16 	call	0x2cf4	; 0x2cf4 <__tablejump_elpm__>
     2de:	c8 37       	cpi	r28, 0x78	; 120
     2e0:	d1 07       	cpc	r29, r17
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	08 07       	cpc	r16, r24
     2e6:	a9 f7       	brne	.-22     	; 0x2d2 <__do_global_ctors+0xa>
     2e8:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <main>
     2ec:	0c 94 9b 18 	jmp	0x3136	; 0x3136 <_exit>

000002f0 <__bad_interrupt>:
     2f0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002f4 <__vector_30>:
            m_Busy = false;
        } // endif
    }

    #if defined (AVR)
     static void __vector_RxComplete(void) __attribute__ ((signal))
     2f4:	1f 92       	push	r1
     2f6:	0f 92       	push	r0
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	0f 92       	push	r0
     2fc:	11 24       	eor	r1, r1
     2fe:	0b b6       	in	r0, 0x3b	; 59
     300:	0f 92       	push	r0
     302:	8f 93       	push	r24
     304:	9f 93       	push	r25
     306:	ef 93       	push	r30
     308:	ff 93       	push	r31
    void Tx(unsigned char indata)
    {
        UDR1 = indata;
    }

    bool RxErrors(void) {return UCSR1A & (1 << UPE1 | 1 << FE1 | 1 << DOR1);}
     30a:	80 91 9b 00 	lds	r24, 0x009B
     30e:	8c 71       	andi	r24, 0x1C	; 28
    #endif
    {
        PortTraits<PORT,BAUD> Port;

        // Check for errors
        if (Port.RxErrors()) { 
     310:	b1 f0       	breq	.+44     	; 0x33e <__vector_30+0x4a>
    }

    bool RxErrors(void) {return UCSR1A & (1 << UPE1 | 1 << FE1 | 1 << DOR1);}
    bool FrameError(void) {return UCSR1A & (1 << FE1);}
    bool OverRun(void) {return UCSR1A & (1 << DOR1);}
    bool ParityError(void) {return UCSR1A & (1 << UPE1);}
     312:	80 91 9b 00 	lds	r24, 0x009B
    {
        PortTraits<PORT,BAUD> Port;

        // Check for errors
        if (Port.RxErrors()) { 
            if (Port.ParityError()) RxError |= (PARITY_ERROR  >> 8);
     316:	82 ff       	sbrs	r24, 2
     318:	05 c0       	rjmp	.+10     	; 0x324 <__vector_30+0x30>
     31a:	80 91 5d 07 	lds	r24, 0x075D
     31e:	80 61       	ori	r24, 0x10	; 16
     320:	80 93 5d 07 	sts	0x075D, r24
        UDR1 = indata;
    }

    bool RxErrors(void) {return UCSR1A & (1 << UPE1 | 1 << FE1 | 1 << DOR1);}
    bool FrameError(void) {return UCSR1A & (1 << FE1);}
    bool OverRun(void) {return UCSR1A & (1 << DOR1);}
     324:	80 91 9b 00 	lds	r24, 0x009B
        PortTraits<PORT,BAUD> Port;

        // Check for errors
        if (Port.RxErrors()) { 
            if (Port.ParityError()) RxError |= (PARITY_ERROR  >> 8);
            if (Port.OverRun())     RxError |= (OVERRUN_ERROR >> 8);
     328:	83 ff       	sbrs	r24, 3
     32a:	05 c0       	rjmp	.+10     	; 0x336 <__vector_30+0x42>
     32c:	80 91 5d 07 	lds	r24, 0x075D
     330:	84 60       	ori	r24, 0x04	; 4
     332:	80 93 5d 07 	sts	0x075D, r24
    {
        UDR1 = indata;
    }

    bool RxErrors(void) {return UCSR1A & (1 << UPE1 | 1 << FE1 | 1 << DOR1);}
    bool FrameError(void) {return UCSR1A & (1 << FE1);}
     336:	80 91 9b 00 	lds	r24, 0x009B

        // Check for errors
        if (Port.RxErrors()) { 
            if (Port.ParityError()) RxError |= (PARITY_ERROR  >> 8);
            if (Port.OverRun())     RxError |= (OVERRUN_ERROR >> 8);
            if (Port.FrameError())  RxError |= (FRAME_ERROR   >> 8);
     33a:	84 fd       	sbrc	r24, 4
     33c:	29 c0       	rjmp	.+82     	; 0x390 <__vector_30+0x9c>
        return (Head == Tail);
    }

bool isFull(void) 
    {
        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     33e:	80 91 2a 08 	lds	r24, 0x082A
        return (tmphead == Tail);
     342:	90 91 2b 08 	lds	r25, 0x082B
        return (Head == Tail);
    }

bool isFull(void) 
    {
        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	8f 77       	andi	r24, 0x7F	; 127
            FIXME(2. Test on avr if we need to clear flags in hw register);
        } // endif
        
        // Check for receive ringbuffer overflow
        if (RxQueue.isFull()) RxError |= (BUFFER_OVERFLOW >> 8);
     34a:	89 17       	cp	r24, r25
     34c:	71 f1       	breq	.+92     	; 0x3aa <__vector_30+0xb6>
    bool FrameError(void) {return UCSR1A & (1 << FE1);}
    bool OverRun(void) {return UCSR1A & (1 << DOR1);}
    bool ParityError(void) {return UCSR1A & (1 << UPE1);}

    unsigned char Rx(void) 
    {return UDR1;}
     34e:	90 91 9c 00 	lds	r25, 0x009C
bool Insert(const T& item) 
    {

        InsertProtectType dum;

        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     352:	e0 91 2a 08 	lds	r30, 0x082A
     356:	ef 5f       	subi	r30, 0xFF	; 255
     358:	ef 77       	andi	r30, 0x7F	; 127
        if ( tmphead == Tail ) {
     35a:	80 91 2b 08 	lds	r24, 0x082B
     35e:	e8 13       	cpse	r30, r24
     360:	06 c0       	rjmp	.+12     	; 0x36e <__vector_30+0x7a>
            if (FLAGS & QUEUE_WRAP) {
                Tail = (Tail +1) & (SIZE -1);
     362:	80 91 2b 08 	lds	r24, 0x082B
     366:	8f 5f       	subi	r24, 0xFF	; 255
     368:	8f 77       	andi	r24, 0x7F	; 127
     36a:	80 93 2b 08 	sts	0x082B, r24
            } else {
                return false; 
            } // endif
        } // endif
        Head = tmphead;
     36e:	e0 93 2a 08 	sts	0x082A, r30
        DataPtr[tmphead] = item;
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	e6 5d       	subi	r30, 0xD6	; 214
     376:	f7 4f       	sbci	r31, 0xF7	; 247
     378:	92 83       	std	Z+2, r25	; 0x02
        // Check for receive ringbuffer overflow
        if (RxQueue.isFull()) RxError |= (BUFFER_OVERFLOW >> 8);

        // This will clear error condition 
        RxQueue.Insert(Port.Rx());
    };
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	9f 91       	pop	r25
     380:	8f 91       	pop	r24
     382:	0f 90       	pop	r0
     384:	0b be       	out	0x3b, r0	; 59
     386:	0f 90       	pop	r0
     388:	0f be       	out	0x3f, r0	; 63
     38a:	0f 90       	pop	r0
     38c:	1f 90       	pop	r1
     38e:	18 95       	reti

        // Check for errors
        if (Port.RxErrors()) { 
            if (Port.ParityError()) RxError |= (PARITY_ERROR  >> 8);
            if (Port.OverRun())     RxError |= (OVERRUN_ERROR >> 8);
            if (Port.FrameError())  RxError |= (FRAME_ERROR   >> 8);
     390:	80 91 5d 07 	lds	r24, 0x075D
     394:	88 60       	ori	r24, 0x08	; 8
     396:	80 93 5d 07 	sts	0x075D, r24
        return (Head == Tail);
    }

bool isFull(void) 
    {
        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     39a:	80 91 2a 08 	lds	r24, 0x082A
        return (tmphead == Tail);
     39e:	90 91 2b 08 	lds	r25, 0x082B
        return (Head == Tail);
    }

bool isFull(void) 
    {
        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     3a2:	8f 5f       	subi	r24, 0xFF	; 255
     3a4:	8f 77       	andi	r24, 0x7F	; 127
            FIXME(2. Test on avr if we need to clear flags in hw register);
        } // endif
        
        // Check for receive ringbuffer overflow
        if (RxQueue.isFull()) RxError |= (BUFFER_OVERFLOW >> 8);
     3a6:	89 13       	cpse	r24, r25
     3a8:	d2 cf       	rjmp	.-92     	; 0x34e <__vector_30+0x5a>
     3aa:	80 91 5d 07 	lds	r24, 0x075D
     3ae:	82 60       	ori	r24, 0x02	; 2
     3b0:	80 93 5d 07 	sts	0x075D, r24
     3b4:	cc cf       	rjmp	.-104    	; 0x34e <__vector_30+0x5a>

000003b6 <__vector_12>:
        );

        Init();
    };

    static void __vector_TimerIsr(void) __attribute__ ((interrupt)) 
     3b6:	78 94       	sei
     3b8:	1f 92       	push	r1
     3ba:	0f 92       	push	r0
     3bc:	0f b6       	in	r0, 0x3f	; 63
     3be:	0f 92       	push	r0
     3c0:	11 24       	eor	r1, r1
     3c2:	2f 93       	push	r18
     3c4:	8f 93       	push	r24
     3c6:	9f 93       	push	r25
     3c8:	af 93       	push	r26
     3ca:	bf 93       	push	r27
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     3cc:	2f b7       	in	r18, 0x3f	; 63
        cli();
     3ce:	f8 94       	cli
    {
        {
            SCOPE_CLI
            m_TimerVal++;
     3d0:	80 91 58 07 	lds	r24, 0x0758
     3d4:	90 91 59 07 	lds	r25, 0x0759
     3d8:	a0 91 5a 07 	lds	r26, 0x075A
     3dc:	b0 91 5b 07 	lds	r27, 0x075B
     3e0:	01 96       	adiw	r24, 0x01	; 1
     3e2:	a1 1d       	adc	r26, r1
     3e4:	b1 1d       	adc	r27, r1
     3e6:	80 93 58 07 	sts	0x0758, r24
     3ea:	90 93 59 07 	sts	0x0759, r25
     3ee:	a0 93 5a 07 	sts	0x075A, r26
     3f2:	b0 93 5b 07 	sts	0x075B, r27
    }

    ~CScopeCli() {
        SREG = m_sreg;
     3f6:	2f bf       	out	0x3f, r18	; 63
        }
        UpdateStackCheck();
    };
     3f8:	bf 91       	pop	r27
     3fa:	af 91       	pop	r26
     3fc:	9f 91       	pop	r25
     3fe:	8f 91       	pop	r24
     400:	2f 91       	pop	r18
     402:	0f 90       	pop	r0
     404:	0f be       	out	0x3f, r0	; 63
     406:	0f 90       	pop	r0
     408:	1f 90       	pop	r1
     40a:	18 95       	reti

0000040c <__vector_31>:
        return (RxQueue.Size - RxQueue.GetCount());
    }


    #if defined (AVR)
     static void __vector_DataRegisterEmpty(void) __attribute__ ((signal))
     40c:	1f 92       	push	r1
     40e:	0f 92       	push	r0
     410:	0f b6       	in	r0, 0x3f	; 63
     412:	0f 92       	push	r0
     414:	11 24       	eor	r1, r1
     416:	0b b6       	in	r0, 0x3b	; 59
     418:	0f 92       	push	r0
     41a:	2f 93       	push	r18
     41c:	3f 93       	push	r19
     41e:	8f 93       	push	r24
     420:	9f 93       	push	r25
     422:	ef 93       	push	r30
     424:	ff 93       	push	r31
        return;
    }

bool Get(T& popValue) 
    {
        if (Head == Tail) return false;
     426:	20 91 ac 08 	lds	r18, 0x08AC
     42a:	30 91 ad 08 	lds	r19, 0x08AD
     42e:	80 91 ae 08 	lds	r24, 0x08AE
     432:	90 91 af 08 	lds	r25, 0x08AF
     436:	28 17       	cp	r18, r24
     438:	39 07       	cpc	r19, r25
     43a:	59 f1       	breq	.+86     	; 0x492 <__vector_31+0x86>
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
     43c:	2f b7       	in	r18, 0x3f	; 63
     43e:	f8 94       	cli
    {
        if (Head == Tail) return false;

        ExtractProtectType dum;

        HeadTailType tmptail = (Tail + 1) & (SIZE -1);
     440:	80 91 ae 08 	lds	r24, 0x08AE
     444:	90 91 af 08 	lds	r25, 0x08AF
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	99 27       	eor	r25, r25
        Tail = tmptail;
     44c:	90 93 af 08 	sts	0x08AF, r25
     450:	80 93 ae 08 	sts	0x08AE, r24
        popValue = DataPtr[tmptail];
     454:	fc 01       	movw	r30, r24
     456:	e4 55       	subi	r30, 0x54	; 84
     458:	f7 4f       	sbci	r31, 0xF7	; 247
     45a:	84 81       	ldd	r24, Z+4	; 0x04
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
     45c:	2f bf       	out	0x3f, r18	; 63
        UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);
    }

    void Tx(unsigned char indata)
    {
        UDR1 = indata;
     45e:	80 93 9c 00 	sts	0x009C, r24
        return i;
    }

bool isEmpty(void) 
    {
        return (Head == Tail);
     462:	20 91 ac 08 	lds	r18, 0x08AC
     466:	30 91 ad 08 	lds	r19, 0x08AD
     46a:	80 91 ae 08 	lds	r24, 0x08AE
     46e:	90 91 af 08 	lds	r25, 0x08AF

        unsigned char c = 0;

        if (TxQueue.Get(c)) {
            Port.Tx(c);
            if (TxQueue.isEmpty()) {
     472:	28 17       	cp	r18, r24
     474:	39 07       	cpc	r19, r25
     476:	99 f0       	breq	.+38     	; 0x49e <__vector_31+0x92>
            } // endif 
        } else { // JIC!
            // Disable this interrupt
            Port.DisableTxEmptyInterrupt();
        } // endif
    }
     478:	ff 91       	pop	r31
     47a:	ef 91       	pop	r30
     47c:	9f 91       	pop	r25
     47e:	8f 91       	pop	r24
     480:	3f 91       	pop	r19
     482:	2f 91       	pop	r18
     484:	0f 90       	pop	r0
     486:	0b be       	out	0x3b, r0	; 59
     488:	0f 90       	pop	r0
     48a:	0f be       	out	0x3f, r0	; 63
     48c:	0f 90       	pop	r0
     48e:	1f 90       	pop	r1
     490:	18 95       	reti
        UCSR1B   |= (1<< UDRIE1);
    }

    void DisableTxEmptyInterrupt(void) 
    {
        UCSR1B   &= ~(1<< UDRIE1);
     492:	80 91 9a 00 	lds	r24, 0x009A
     496:	8f 7d       	andi	r24, 0xDF	; 223
     498:	80 93 9a 00 	sts	0x009A, r24
     49c:	ed cf       	rjmp	.-38     	; 0x478 <__vector_31+0x6c>
     49e:	80 91 9a 00 	lds	r24, 0x009A
     4a2:	8f 7d       	andi	r24, 0xDF	; 223
     4a4:	80 93 9a 00 	sts	0x009A, r24


    void EnableTxCompleteInterrupt(const int state) 
    {
        if (state) { 
            UCSR1B   |=  (1<< TXCIE1);
     4a8:	80 91 9a 00 	lds	r24, 0x009A
     4ac:	80 64       	ori	r24, 0x40	; 64
     4ae:	80 93 9a 00 	sts	0x009A, r24
     4b2:	e2 cf       	rjmp	.-60     	; 0x478 <__vector_31+0x6c>

000004b4 <__vector_32>:
            Port.DisableTxEmptyInterrupt();
        } // endif
    }

    #if defined (AVR)
     static void __vector_TxComplete(void) __attribute__ ((signal))
     4b4:	1f 92       	push	r1
     4b6:	0f 92       	push	r0
     4b8:	0f b6       	in	r0, 0x3f	; 63
     4ba:	0f 92       	push	r0
     4bc:	11 24       	eor	r1, r1
     4be:	2f 93       	push	r18
     4c0:	3f 93       	push	r19
     4c2:	8f 93       	push	r24
     4c4:	9f 93       	push	r25
    void EnableTxCompleteInterrupt(const int state) 
    {
        if (state) { 
            UCSR1B   |=  (1<< TXCIE1);
        } else {
            UCSR1B   &= ~(1<< TXCIE1);
     4c6:	80 91 9a 00 	lds	r24, 0x009A
     4ca:	8f 7b       	andi	r24, 0xBF	; 191
     4cc:	80 93 9a 00 	sts	0x009A, r24
     4d0:	20 91 ac 08 	lds	r18, 0x08AC
     4d4:	30 91 ad 08 	lds	r19, 0x08AD
     4d8:	80 91 ae 08 	lds	r24, 0x08AE
     4dc:	90 91 af 08 	lds	r25, 0x08AF
    {
        PortTraits<PORT,BAUD> Port;

        // Disable TXComplete (this) interrupt 
        Port.EnableTxCompleteInterrupt(0);
        if (TxQueue.isEmpty()) {
     4e0:	28 17       	cp	r18, r24
     4e2:	39 07       	cpc	r19, r25
     4e4:	11 f4       	brne	.+4      	; 0x4ea <__vector_32+0x36>
            m_Busy = false;
     4e6:	10 92 5c 07 	sts	0x075C, r1
        } // endif
    }
     4ea:	9f 91       	pop	r25
     4ec:	8f 91       	pop	r24
     4ee:	3f 91       	pop	r19
     4f0:	2f 91       	pop	r18
     4f2:	0f 90       	pop	r0
     4f4:	0f be       	out	0x3f, r0	; 63
     4f6:	0f 90       	pop	r0
     4f8:	1f 90       	pop	r1
     4fa:	18 95       	reti

000004fc <init()>:
void init(void) {
    //****** R E G I S T E R / P O R T   I N I T ************
    // PORTX     = input: 0=tristated, 1=pulled up.  output: 0=0, 1=1
    // DDRX        = 0=input, 1=output

    PORTB =    0b00110001;
     4fc:	81 e3       	ldi	r24, 0x31	; 49
     4fe:	88 bb       	out	0x18, r24	; 24
    DDRB =     0b11110001;
     500:	81 ef       	ldi	r24, 0xF1	; 241
     502:	87 bb       	out	0x17, r24	; 23

    PORTD =    0b00110000;     //0b00100000        //CS2(5)=HI, A16(6)=LO
     504:	80 e3       	ldi	r24, 0x30	; 48
     506:	82 bb       	out	0x12, r24	; 18
    DDRD =     0b01110000;  //0b01110000
     508:	80 e7       	ldi	r24, 0x70	; 112
     50a:	81 bb       	out	0x11, r24	; 17

    PORTE = 0b00101100;    //0b00111000;
     50c:	8c e2       	ldi	r24, 0x2C	; 44
     50e:	83 b9       	out	0x03, r24	; 3
    DDRE = 0b00101000;    //0b00111000;
     510:	88 e2       	ldi	r24, 0x28	; 40
     512:	82 b9       	out	0x02, r24	; 2

    PORTA = 0xff;
     514:	8f ef       	ldi	r24, 0xFF	; 255
     516:	8b bb       	out	0x1b, r24	; 27
    DDRA = 0b11111111;
     518:	8a bb       	out	0x1a, r24	; 26

    PORTC = 0xff;
     51a:	85 bb       	out	0x15, r24	; 21
    DDRC = 0b11111111;
     51c:	84 bb       	out	0x14, r24	; 20

    // Port F initialization    Low 4 bit A/D   High 4 bit Output
    // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=In
    DDRF = (1 << DDF7) | (1 << DDF6) | (1 << DDF5) | (1 << DDF4) | (0 << DDF3) | (0 << DDF2) | (0 << DDF1) | (0 << DDF0);
     51e:	80 ef       	ldi	r24, 0xF0	; 240
     520:	80 93 61 00 	sts	0x0061, r24
    // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=T Bit0=T
    PORTF = (0 << PORTF7) | (0 << PORTF6) | (0 << PORTF5) | (0 << PORTF4) | (0 << PORTF3) | (0 << PORTF2) | (0 << PORTF1) | (0 << PORTF0);
     524:	10 92 62 00 	sts	0x0062, r1

    PORTG    = 0b00001000;
     528:	88 e0       	ldi	r24, 0x08	; 8
     52a:	80 93 65 00 	sts	0x0065, r24
    DDRG    = 0b00001000;            //00011000  ONLY PG3&PG4
     52e:	80 93 64 00 	sts	0x0064, r24

    // Segment Multiplexer
    // Timer/Counter 0 initialization
    // OC0 output: Disconnected
    // Timer Period: 10,3 ms -> ~97Hz
    ASSR = 0 << AS0;
     532:	10 be       	out	0x30, r1	; 48
    TCCR0 = (0 << WGM00) | (0 << COM01) | (0 << COM00) | (0 << WGM01) | (1 << CS02) | (0 << CS01) | (0 << CS00);
     534:	84 e0       	ldi	r24, 0x04	; 4
     536:	83 bf       	out	0x33, r24	; 51
    TCNT0 = 0x58;
     538:	88 e5       	ldi	r24, 0x58	; 88
     53a:	82 bf       	out	0x32, r24	; 50
    OCR0 = 0x00;
     53c:	11 be       	out	0x31, r1	; 49
    // Clock source: T3 pin Rising Edge
    // Mode: Normal top=FFFFh
    // OC3A output: Discon.
    // OC3B output: Discon.
    // OC3C output: Discon.
    TCCR3A = 0x00;
     53e:	10 92 8b 00 	sts	0x008B, r1
    TCCR3B = 0x07;
     542:	87 e0       	ldi	r24, 0x07	; 7
     544:	80 93 8a 00 	sts	0x008A, r24
    //TCCR3B=0x00;
    TCCR3C = 0x00;
     548:	10 92 8c 00 	sts	0x008C, r1
    TCNT3H = 0x00;
     54c:	10 92 89 00 	sts	0x0089, r1
    TCNT3L = 0x00;
     550:	10 92 88 00 	sts	0x0088, r1
    ICR3H = 0x00;
     554:	10 92 81 00 	sts	0x0081, r1
    ICR3L = 0x00;
     558:	10 92 80 00 	sts	0x0080, r1
    OCR3AH = 0x00;
     55c:	10 92 87 00 	sts	0x0087, r1
    OCR3AL = 0x00;
     560:	10 92 86 00 	sts	0x0086, r1
    OCR3BH = 0x00;
     564:	10 92 85 00 	sts	0x0085, r1
    OCR3BL = 0x00;
     568:	10 92 84 00 	sts	0x0084, r1
    OCR3CH = 0x00;
     56c:	10 92 83 00 	sts	0x0083, r1
    OCR3CL = 0x00;
     570:	10 92 82 00 	sts	0x0082, r1
    // INT4: Off
    // INT5: Off
    // INT6: Off
    // INT7: On
    // INT7 Mode: Rising Edge
    EICRA = 0x00;
     574:	10 92 6a 00 	sts	0x006A, r1
    EICRB = 0xC0;
     578:	80 ec       	ldi	r24, 0xC0	; 192
     57a:	8a bf       	out	0x3a, r24	; 58
    EIMSK = 0x80;
     57c:	80 e8       	ldi	r24, 0x80	; 128
     57e:	89 bf       	out	0x39, r24	; 57
    EIFR = 0x80;
     580:	88 bf       	out	0x38, r24	; 56

    PETDOG;
     582:	a8 95       	wdr
    // Timer(s)/Counter(s) Interrupt(s) initialization
    // enable overflow interrupt Timer 0, 1 og 2
    //TIMSK |= (1 << TOIE0);
    //TIMSK |= (1 << TOIE1);
    //TIMSK |= (1 << TOIE2);
    TIMSK = ((0 << OCIE2) | (0 << TOIE2) | (0 << TICIE1) | (0 << OCIE1A) | (0 << OCIE1B) | (0 << TOIE1) | (1 << OCIE0) | (1 << TOIE0));
     584:	93 e0       	ldi	r25, 0x03	; 3
     586:	97 bf       	out	0x37, r25	; 55

    ETIMSK = 0x00;
     588:	10 92 7d 00 	sts	0x007D, r1

    // Analog Comparator initialization
    // Analog Comparator: Off
    // Analog Comparator Input Capture by Timer/Counter 1: Off
    // Analog Comparator Output: Off
    ACSR = 0x80;
     58c:	88 b9       	out	0x08, r24	; 8
    SFIOR = 0x00;
     58e:	10 bc       	out	0x20, r1	; 32

    // ADC initialization
    // ADC Clock frequency: 691,200 kHz
    // ADC Voltage Reference: AVCC pin
    // Voltage Reference: AVCC pin
    ADMUX = ADC_VREF_TYPE;
     590:	80 e4       	ldi	r24, 0x40	; 64
     592:	87 b9       	out	0x07, r24	; 7
    ADCSRA = (1 << ADEN) | (0 << ADSC) | (0 << ADFR) | (0 << ADIF) | (0 << ADIE) | (1 << ADPS2) | (0 << ADPS1) | (0 << ADPS0);
     594:	84 e8       	ldi	r24, 0x84	; 132
     596:	86 b9       	out	0x06, r24	; 6
    SFIOR = (0 << ACME);
     598:	10 bc       	out	0x20, r1	; 32

    PWMdutymin = (uchar)DEFAULTPWMDUTYMIN;        //set the default values if values =0
     59a:	21 e0       	ldi	r18, 0x01	; 1
     59c:	20 93 17 08 	sts	0x0817, r18
    PWMdutymax = (uchar)DEFAULTPWMDUTYMAX;
     5a0:	84 e6       	ldi	r24, 0x64	; 100
     5a2:	80 93 16 08 	sts	0x0816, r24

    PWMfactormin = 	(int)((float)PWMdutymin * ((float)PWMPERIODS / 100.0));         //calculate the corresponding PWMfactors
     5a6:	82 e0       	ldi	r24, 0x02	; 2
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	90 93 0a 01 	sts	0x010A, r25
     5ae:	80 93 09 01 	sts	0x0109, r24
    PWMfactormax = 	(int)(((float)PWMdutymax / 100.0) * (float)PWMPERIODS);
     5b2:	8f ef       	ldi	r24, 0xFF	; 255
     5b4:	90 e0       	ldi	r25, 0x00	; 0
     5b6:	90 93 08 01 	sts	0x0108, r25
     5ba:	80 93 07 01 	sts	0x0107, r24

    //-------------------------------------------------------------------------------------*******
    PORTB |= (1 << 4);
     5be:	c4 9a       	sbi	0x18, 4	; 24
    PORTB |= (1 << 7);
     5c0:	c7 9a       	sbi	0x18, 7	; 24

    bAutoPWM = 1;
     5c2:	20 93 00 01 	sts	0x0100, r18
     5c6:	08 95       	ret

000005c8 <__vector_16>:



// Segment Multiplexer - Timer 0 output compare interrupt service routine

ISR(TIMER0_OVF_vect) {  // Segment Multiplexer - Timer0
     5c8:	1f 92       	push	r1
     5ca:	0f 92       	push	r0
     5cc:	0f b6       	in	r0, 0x3f	; 63
     5ce:	0f 92       	push	r0
     5d0:	11 24       	eor	r1, r1
     5d2:	2f 93       	push	r18
     5d4:	3f 93       	push	r19
     5d6:	4f 93       	push	r20
     5d8:	5f 93       	push	r21
     5da:	8f 93       	push	r24
     5dc:	9f 93       	push	r25

    static unsigned char iSegmentToogle = 1;

    iSegmentToogle = iSegmentToogle << 1;
     5de:	80 91 0d 01 	lds	r24, 0x010D
     5e2:	88 0f       	add	r24, r24
    if (iSegmentToogle > 0x40) {
     5e4:	81 34       	cpi	r24, 0x41	; 65
     5e6:	08 f0       	brcs	.+2      	; 0x5ea <__vector_16+0x22>
        iSegmentToogle = 1;
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	80 93 0d 01 	sts	0x010D, r24
    } // endif

    // Reset counter 
    TCNT0 = 0;
     5ee:	12 be       	out	0x32, r1	; 50

    // Turn on segments
    PORTA = Column[0] | ~iSegmentToogle;
     5f0:	20 91 0d 01 	lds	r18, 0x010D
     5f4:	82 2f       	mov	r24, r18
     5f6:	80 95       	com	r24
     5f8:	30 91 05 01 	lds	r19, 0x0105
     5fc:	98 2f       	mov	r25, r24
     5fe:	93 2b       	or	r25, r19
     600:	9b bb       	out	0x1b, r25	; 27
    PORTC = Column[1] | ~iSegmentToogle;
     602:	40 91 06 01 	lds	r20, 0x0106
     606:	84 2b       	or	r24, r20
     608:	85 bb       	out	0x15, r24	; 21

    if (OCR0 < 8) { // Check/wait here and turn off segments for Intensity level = 1-3
     60a:	81 b7       	in	r24, 0x31	; 49
     60c:	88 30       	cpi	r24, 0x08	; 8
     60e:	98 f0       	brcs	.+38     	; 0x636 <__vector_16+0x6e>

    static t_adcstate ADCState = SEGMENTS;

    // If we have a MUX change then please let it settle
    static unsigned char LastADCMUX;
    if (ADMUX != LastADCMUX) {
     610:	97 b1       	in	r25, 0x07	; 7
     612:	80 91 19 08 	lds	r24, 0x0819
     616:	98 17       	cp	r25, r24
     618:	d1 f0       	breq	.+52     	; 0x64e <__vector_16+0x86>
        LastADCMUX = ADMUX;
     61a:	87 b1       	in	r24, 0x07	; 7
     61c:	80 93 19 08 	sts	0x0819, r24
    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);

}
     620:	9f 91       	pop	r25
     622:	8f 91       	pop	r24
     624:	5f 91       	pop	r21
     626:	4f 91       	pop	r20
     628:	3f 91       	pop	r19
     62a:	2f 91       	pop	r18
     62c:	0f 90       	pop	r0
     62e:	0f be       	out	0x3f, r0	; 63
     630:	0f 90       	pop	r0
     632:	1f 90       	pop	r1
     634:	18 95       	reti
    // Turn on segments
    PORTA = Column[0] | ~iSegmentToogle;
    PORTC = Column[1] | ~iSegmentToogle;

    if (OCR0 < 8) { // Check/wait here and turn off segments for Intensity level = 1-3
        while (TCNT0 < OCR0) {} // endwhile
     636:	92 b7       	in	r25, 0x32	; 50
     638:	81 b7       	in	r24, 0x31	; 49
     63a:	98 17       	cp	r25, r24
     63c:	e0 f3       	brcs	.-8      	; 0x636 <__vector_16+0x6e>

        // Switch off all segments
        PORTA = 0xFF;
     63e:	8f ef       	ldi	r24, 0xFF	; 255
     640:	8b bb       	out	0x1b, r24	; 27
        PORTC = 0xFF;
     642:	85 bb       	out	0x15, r24	; 21

    static t_adcstate ADCState = SEGMENTS;

    // If we have a MUX change then please let it settle
    static unsigned char LastADCMUX;
    if (ADMUX != LastADCMUX) {
     644:	97 b1       	in	r25, 0x07	; 7
     646:	80 91 19 08 	lds	r24, 0x0819
     64a:	98 13       	cpse	r25, r24
     64c:	e6 cf       	rjmp	.-52     	; 0x61a <__vector_16+0x52>
    // Hack to make sure that we get to read ALL the segment currents
    static unsigned char SegmentCount;


    // Get the ADC reading
    unsigned short int AdcValue = ADCW;
     64e:	84 b1       	in	r24, 0x04	; 4
     650:	95 b1       	in	r25, 0x05	; 5

    switch (ADCState) {
     652:	50 91 1a 08 	lds	r21, 0x081A
     656:	51 30       	cpi	r21, 0x01	; 1
     658:	49 f1       	breq	.+82     	; 0x6ac <__vector_16+0xe4>
     65a:	e0 f4       	brcc	.+56     	; 0x694 <__vector_16+0xcc>
    case SEGMENTS:
        if (Column[0] == 0xFF && Column[1] == 0xFF) {
     65c:	3f 3f       	cpi	r19, 0xFF	; 255
     65e:	09 f4       	brne	.+2      	; 0x662 <__vector_16+0x9a>
     660:	4d c0       	rjmp	.+154    	; 0x6fc <__vector_16+0x134>
            ADCState = FLASH;
            break;
        } // endif

        // We've just turned on a new segment but the ADC reading has to do with the previous one
        switch (iSegmentToogle) {
     662:	28 30       	cpi	r18, 0x08	; 8
     664:	09 f4       	brne	.+2      	; 0x668 <__vector_16+0xa0>
     666:	58 c0       	rjmp	.+176    	; 0x718 <__vector_16+0x150>
     668:	a8 f5       	brcc	.+106    	; 0x6d4 <__vector_16+0x10c>
     66a:	22 30       	cpi	r18, 0x02	; 2
     66c:	09 f4       	brne	.+2      	; 0x670 <__vector_16+0xa8>
     66e:	5e c0       	rjmp	.+188    	; 0x72c <__vector_16+0x164>
     670:	24 30       	cpi	r18, 0x04	; 4
     672:	09 f4       	brne	.+2      	; 0x676 <__vector_16+0xae>
     674:	56 c0       	rjmp	.+172    	; 0x722 <__vector_16+0x15a>
     676:	21 30       	cpi	r18, 0x01	; 1
     678:	21 f4       	brne	.+8      	; 0x682 <__vector_16+0xba>
        case 0x01:
            iAD_Segment[6] = AdcValue; break;
     67a:	90 93 77 07 	sts	0x0777, r25
     67e:	80 93 76 07 	sts	0x0776, r24
            iAD_Segment[4] = AdcValue; break;
        case 0x40:
            iAD_Segment[5] = AdcValue; break;
        } // endswitch

        if (SegmentCount++ > 10) {
     682:	80 91 1b 08 	lds	r24, 0x081B
     686:	8b 30       	cpi	r24, 0x0B	; 11
     688:	80 f5       	brcc	.+96     	; 0x6ea <__vector_16+0x122>
     68a:	8f 5f       	subi	r24, 0xFF	; 255
     68c:	80 93 1b 08 	sts	0x081B, r24
    } // endswitch

    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);
     690:	36 9a       	sbi	0x06, 6	; 6
     692:	c6 cf       	rjmp	.-116    	; 0x620 <__vector_16+0x58>


    // Get the ADC reading
    unsigned short int AdcValue = ADCW;

    switch (ADCState) {
     694:	52 30       	cpi	r21, 0x02	; 2
     696:	e1 f7       	brne	.-8      	; 0x690 <__vector_16+0xc8>
        ADMUX = 2 | ADC_VREF_TYPE;
        ADCState = BATTERY;
        break;

    case BATTERY:
        iAD_Batteri_Current = AdcValue;
     698:	90 93 7b 07 	sts	0x077B, r25
     69c:	80 93 7a 07 	sts	0x077A, r24

        // Setup to measure segment current when we start again
        ADMUX = 0 | ADC_VREF_TYPE;
     6a0:	80 e4       	ldi	r24, 0x40	; 64
     6a2:	87 b9       	out	0x07, r24	; 7
        ADCState = SEGMENTS;
     6a4:	10 92 1a 08 	sts	0x081A, r1
    } // endswitch

    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);
     6a8:	36 9a       	sbi	0x06, 6	; 6
     6aa:	ba cf       	rjmp	.-140    	; 0x620 <__vector_16+0x58>
            ADCState = FLASH;
        } // endif
        break;

    case FLASH:
        if (bFlashState) {
     6ac:	20 91 69 07 	lds	r18, 0x0769
     6b0:	21 11       	cpse	r18, r1
     6b2:	0b c0       	rjmp	.+22     	; 0x6ca <__vector_16+0x102>
            iAD_Flash_Current = AdcValue;
        } else {
            iAD_BG_Flash_Current = AdcValue;
     6b4:	90 93 7d 07 	sts	0x077D, r25
     6b8:	80 93 7c 07 	sts	0x077C, r24
        } // endif

        // Setup to measure battery
        ADMUX = 2 | ADC_VREF_TYPE;
     6bc:	82 e4       	ldi	r24, 0x42	; 66
     6be:	87 b9       	out	0x07, r24	; 7
        ADCState = BATTERY;
     6c0:	82 e0       	ldi	r24, 0x02	; 2
     6c2:	80 93 1a 08 	sts	0x081A, r24
    } // endswitch

    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);
     6c6:	36 9a       	sbi	0x06, 6	; 6
     6c8:	ab cf       	rjmp	.-170    	; 0x620 <__vector_16+0x58>
        } // endif
        break;

    case FLASH:
        if (bFlashState) {
            iAD_Flash_Current = AdcValue;
     6ca:	90 93 7f 07 	sts	0x077F, r25
     6ce:	80 93 7e 07 	sts	0x077E, r24
     6d2:	f4 cf       	rjmp	.-24     	; 0x6bc <__vector_16+0xf4>
            ADCState = FLASH;
            break;
        } // endif

        // We've just turned on a new segment but the ADC reading has to do with the previous one
        switch (iSegmentToogle) {
     6d4:	20 32       	cpi	r18, 0x20	; 32
     6d6:	a1 f1       	breq	.+104    	; 0x740 <__vector_16+0x178>
     6d8:	20 34       	cpi	r18, 0x40	; 64
     6da:	69 f1       	breq	.+90     	; 0x736 <__vector_16+0x16e>
     6dc:	20 31       	cpi	r18, 0x10	; 16
     6de:	89 f6       	brne	.-94     	; 0x682 <__vector_16+0xba>
        case 0x04:
            iAD_Segment[1] = AdcValue; break;
        case 0x08:
            iAD_Segment[2] = AdcValue; break;
        case 0x10:
            iAD_Segment[3] = AdcValue; break;
     6e0:	90 93 71 07 	sts	0x0771, r25
     6e4:	80 93 70 07 	sts	0x0770, r24
     6e8:	cc cf       	rjmp	.-104    	; 0x682 <__vector_16+0xba>
        case 0x40:
            iAD_Segment[5] = AdcValue; break;
        } // endswitch

        if (SegmentCount++ > 10) {
            SegmentCount = 0;
     6ea:	10 92 1b 08 	sts	0x081B, r1

            // Setup to measure flash current
            ADMUX = 1 | ADC_VREF_TYPE;
     6ee:	81 e4       	ldi	r24, 0x41	; 65
     6f0:	87 b9       	out	0x07, r24	; 7
            ADCState = FLASH;
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	80 93 1a 08 	sts	0x081A, r24
    } // endswitch

    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);
     6f8:	36 9a       	sbi	0x06, 6	; 6
     6fa:	92 cf       	rjmp	.-220    	; 0x620 <__vector_16+0x58>
    // Get the ADC reading
    unsigned short int AdcValue = ADCW;

    switch (ADCState) {
    case SEGMENTS:
        if (Column[0] == 0xFF && Column[1] == 0xFF) {
     6fc:	4f 3f       	cpi	r20, 0xFF	; 255
     6fe:	09 f0       	breq	.+2      	; 0x702 <__vector_16+0x13a>
     700:	b0 cf       	rjmp	.-160    	; 0x662 <__vector_16+0x9a>
            // No segments was on
            iAD_BG_Segment_Current = AdcValue;
     702:	90 93 81 07 	sts	0x0781, r25
     706:	80 93 80 07 	sts	0x0780, r24

            // Setup to measure flash current
            ADMUX = 1 | ADC_VREF_TYPE;
     70a:	81 e4       	ldi	r24, 0x41	; 65
     70c:	87 b9       	out	0x07, r24	; 7
            ADCState = FLASH;
     70e:	81 e0       	ldi	r24, 0x01	; 1
     710:	80 93 1a 08 	sts	0x081A, r24
    } // endswitch

    

    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);
     714:	36 9a       	sbi	0x06, 6	; 6
     716:	84 cf       	rjmp	.-248    	; 0x620 <__vector_16+0x58>
        case 0x02:
            iAD_Segment[0] = AdcValue; break;
        case 0x04:
            iAD_Segment[1] = AdcValue; break;
        case 0x08:
            iAD_Segment[2] = AdcValue; break;
     718:	90 93 6f 07 	sts	0x076F, r25
     71c:	80 93 6e 07 	sts	0x076E, r24
     720:	b0 cf       	rjmp	.-160    	; 0x682 <__vector_16+0xba>
        case 0x01:
            iAD_Segment[6] = AdcValue; break;
        case 0x02:
            iAD_Segment[0] = AdcValue; break;
        case 0x04:
            iAD_Segment[1] = AdcValue; break;
     722:	90 93 6d 07 	sts	0x076D, r25
     726:	80 93 6c 07 	sts	0x076C, r24
     72a:	ab cf       	rjmp	.-170    	; 0x682 <__vector_16+0xba>
        // We've just turned on a new segment but the ADC reading has to do with the previous one
        switch (iSegmentToogle) {
        case 0x01:
            iAD_Segment[6] = AdcValue; break;
        case 0x02:
            iAD_Segment[0] = AdcValue; break;
     72c:	90 93 6b 07 	sts	0x076B, r25
     730:	80 93 6a 07 	sts	0x076A, r24
     734:	a6 cf       	rjmp	.-180    	; 0x682 <__vector_16+0xba>
        case 0x10:
            iAD_Segment[3] = AdcValue; break;
        case 0x20:
            iAD_Segment[4] = AdcValue; break;
        case 0x40:
            iAD_Segment[5] = AdcValue; break;
     736:	90 93 75 07 	sts	0x0775, r25
     73a:	80 93 74 07 	sts	0x0774, r24
     73e:	a1 cf       	rjmp	.-190    	; 0x682 <__vector_16+0xba>
        case 0x08:
            iAD_Segment[2] = AdcValue; break;
        case 0x10:
            iAD_Segment[3] = AdcValue; break;
        case 0x20:
            iAD_Segment[4] = AdcValue; break;
     740:	90 93 73 07 	sts	0x0773, r25
     744:	80 93 72 07 	sts	0x0772, r24
     748:	9c cf       	rjmp	.-200    	; 0x682 <__vector_16+0xba>

0000074a <__vector_15>:
    // Start new ADC conversion
    ADCSRA |= (1 << ADSC);

}

ISR(TIMER0_COMP_vect) {
     74a:	1f 92       	push	r1
     74c:	0f 92       	push	r0
     74e:	0f b6       	in	r0, 0x3f	; 63
     750:	0f 92       	push	r0
     752:	11 24       	eor	r1, r1
     754:	8f 93       	push	r24

    // Switch off all segments
    PORTA = 0xFF;
     756:	8f ef       	ldi	r24, 0xFF	; 255
     758:	8b bb       	out	0x1b, r24	; 27
    PORTC = 0xFF;
     75a:	85 bb       	out	0x15, r24	; 21
}
     75c:	8f 91       	pop	r24
     75e:	0f 90       	pop	r0
     760:	0f be       	out	0x3f, r0	; 63
     762:	0f 90       	pop	r0
     764:	1f 90       	pop	r1
     766:	18 95       	reti

00000768 <__vector_8>:

ISR(INT7_vect) {
     768:	1f 92       	push	r1
     76a:	0f 92       	push	r0
     76c:	0f b6       	in	r0, 0x3f	; 63
     76e:	0f 92       	push	r0
     770:	11 24       	eor	r1, r1
    // This interrupt is triggered on PORTE.7 (IRQ7) on positive transitions!
}
     772:	0f 90       	pop	r0
     774:	0f be       	out	0x3f, r0	; 63
     776:	0f 90       	pop	r0
     778:	1f 90       	pop	r1
     77a:	18 95       	reti

0000077c <HandleFlash()>:
  

}

unsigned int GetDisplaySpeed(void) {
    return CurrentSpeed;
     77c:	80 91 5f 07 	lds	r24, 0x075F
     780:	90 91 60 07 	lds	r25, 0x0760
        OFF,
    } t_state;

    static t_state state = IDLE;

    bool Speeding = (GetDisplaySpeed() > iShowFlash); 
     784:	20 91 01 01 	lds	r18, 0x0101
     788:	30 91 02 01 	lds	r19, 0x0102

    static TimeStamp<t_SystemTimer> Timer;
     78c:	40 91 1c 08 	lds	r20, 0x081C
     790:	41 11       	cpse	r20, r1
     792:	0b c0       	rjmp	.+22     	; 0x7aa <HandleFlash()+0x2e>
    typename TIMERSOURCE::TYPE time;

public:
    // if parameter true, init to TimerVal(), else 0
    TimeStamp(bool init = false) {
        time = (init) ? TIMERSOURCE::TimerVal() : 0;
     794:	10 92 24 08 	sts	0x0824, r1
     798:	10 92 25 08 	sts	0x0825, r1
     79c:	10 92 26 08 	sts	0x0826, r1
     7a0:	10 92 27 08 	sts	0x0827, r1
     7a4:	41 e0       	ldi	r20, 0x01	; 1
     7a6:	40 93 1c 08 	sts	0x081C, r20

    switch (state) {
     7aa:	40 91 28 08 	lds	r20, 0x0828
     7ae:	41 30       	cpi	r20, 0x01	; 1
     7b0:	09 f4       	brne	.+2      	; 0x7b4 <HandleFlash()+0x38>
     7b2:	43 c0       	rjmp	.+134    	; 0x83a <HandleFlash()+0xbe>
     7b4:	20 f5       	brcc	.+72     	; 0x7fe <HandleFlash()+0x82>
    case IDLE: 
        if (Speeding) {
     7b6:	28 17       	cp	r18, r24
     7b8:	39 07       	cpc	r19, r25
     7ba:	18 f5       	brcc	.+70     	; 0x802 <HandleFlash()+0x86>
            state = ON;
     7bc:	21 e0       	ldi	r18, 0x01	; 1
     7be:	20 93 28 08 	sts	0x0828, r18
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     7c2:	3f b7       	in	r19, 0x3f	; 63
        cli();
     7c4:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
     7c6:	80 91 58 07 	lds	r24, 0x0758
     7ca:	90 91 59 07 	lds	r25, 0x0759
     7ce:	a0 91 5a 07 	lds	r26, 0x075A
     7d2:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
     7d6:	3f bf       	out	0x3f, r19	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
     7d8:	0c 96       	adiw	r24, 0x0c	; 12
     7da:	a1 1d       	adc	r26, r1
     7dc:	b1 1d       	adc	r27, r1
     7de:	80 93 24 08 	sts	0x0824, r24
     7e2:	90 93 25 08 	sts	0x0825, r25
     7e6:	a0 93 26 08 	sts	0x0826, r26
     7ea:	b0 93 27 08 	sts	0x0827, r27


volatile bool bFlashState = false;

void TurnOnFlash(void) {
    bFlashState = true;
     7ee:	20 93 69 07 	sts	0x0769, r18
    SetBit(FLASHCTRL);
     7f2:	80 91 62 00 	lds	r24, 0x0062
     7f6:	80 61       	ori	r24, 0x10	; 16
     7f8:	80 93 62 00 	sts	0x0062, r24
     7fc:	08 95       	ret

    bool Speeding = (GetDisplaySpeed() > iShowFlash); 

    static TimeStamp<t_SystemTimer> Timer;

    switch (state) {
     7fe:	42 30       	cpi	r20, 0x02	; 2
     800:	09 f0       	breq	.+2      	; 0x804 <HandleFlash()+0x88>
     802:	08 95       	ret
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     804:	8f b7       	in	r24, 0x3f	; 63
        cli();
     806:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
     808:	40 91 58 07 	lds	r20, 0x0758
     80c:	50 91 59 07 	lds	r21, 0x0759
     810:	60 91 5a 07 	lds	r22, 0x075A
     814:	70 91 5b 07 	lds	r23, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
     818:	8f bf       	out	0x3f, r24	; 63
        // wait
        Timer.Mark(500);
        break;

    case OFF:
        if (!Timer.TimeOut()) return;
     81a:	80 91 24 08 	lds	r24, 0x0824
     81e:	90 91 25 08 	lds	r25, 0x0825
     822:	a0 91 26 08 	lds	r26, 0x0826
     826:	b0 91 27 08 	lds	r27, 0x0827
     82a:	48 17       	cp	r20, r24
     82c:	59 07       	cpc	r21, r25
     82e:	6a 07       	cpc	r22, r26
     830:	7b 07       	cpc	r23, r27
     832:	38 f3       	brcs	.-50     	; 0x802 <HandleFlash()+0x86>
        state = IDLE;
     834:	10 92 28 08 	sts	0x0828, r1
     838:	08 95       	ret
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     83a:	8f b7       	in	r24, 0x3f	; 63
        cli();
     83c:	f8 94       	cli
     83e:	40 91 58 07 	lds	r20, 0x0758
     842:	50 91 59 07 	lds	r21, 0x0759
     846:	60 91 5a 07 	lds	r22, 0x075A
     84a:	70 91 5b 07 	lds	r23, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
     84e:	8f bf       	out	0x3f, r24	; 63
        } // endif
        break;

    case ON:
         
        if (!Timer.TimeOut()) return;
     850:	80 91 24 08 	lds	r24, 0x0824
     854:	90 91 25 08 	lds	r25, 0x0825
     858:	a0 91 26 08 	lds	r26, 0x0826
     85c:	b0 91 27 08 	lds	r27, 0x0827
     860:	48 17       	cp	r20, r24
     862:	59 07       	cpc	r21, r25
     864:	6a 07       	cpc	r22, r26
     866:	7b 07       	cpc	r23, r27
     868:	60 f2       	brcs	.-104    	; 0x802 <HandleFlash()+0x86>
    bFlashState = true;
    SetBit(FLASHCTRL);
}

void TurnOffFlash(void) {
    bFlashState = false;
     86a:	10 92 69 07 	sts	0x0769, r1
    ClrBit(FLASHCTRL);
     86e:	80 91 62 00 	lds	r24, 0x0062
     872:	8f 7e       	andi	r24, 0xEF	; 239
     874:	80 93 62 00 	sts	0x0062, r24

    case ON:
         
        if (!Timer.TimeOut()) return;
        TurnOffFlash();
        state = OFF;
     878:	82 e0       	ldi	r24, 0x02	; 2
     87a:	80 93 28 08 	sts	0x0828, r24
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     87e:	2f b7       	in	r18, 0x3f	; 63
        cli();
     880:	f8 94       	cli
     882:	80 91 58 07 	lds	r24, 0x0758
     886:	90 91 59 07 	lds	r25, 0x0759
     88a:	a0 91 5a 07 	lds	r26, 0x075A
     88e:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
     892:	2f bf       	out	0x3f, r18	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
     894:	8c 50       	subi	r24, 0x0C	; 12
     896:	9e 4f       	sbci	r25, 0xFE	; 254
     898:	af 4f       	sbci	r26, 0xFF	; 255
     89a:	bf 4f       	sbci	r27, 0xFF	; 255
     89c:	80 93 24 08 	sts	0x0824, r24
     8a0:	90 93 25 08 	sts	0x0825, r25
     8a4:	a0 93 26 08 	sts	0x0826, r26
     8a8:	b0 93 27 08 	sts	0x0827, r27
     8ac:	08 95       	ret

000008ae <ProtoReply(char const*, ...)>:
    } // endwhile
    
}


void ProtoReply(const char *fmt, ...) {
     8ae:	a0 e0       	ldi	r26, 0x00	; 0
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	ed e5       	ldi	r30, 0x5D	; 93
     8b4:	f4 e0       	ldi	r31, 0x04	; 4
     8b6:	0c 94 53 16 	jmp	0x2ca6	; 0x2ca6 <__prologue_saves__+0x20>
     8ba:	fe 01       	movw	r30, r28
     8bc:	35 96       	adiw	r30, 0x05	; 5
     8be:	41 91       	ld	r20, Z+
     8c0:	51 91       	ld	r21, Z+
    static char str[101];

    va_list args;
    va_start(args, fmt);
    vsnprintf(str, 100, fmt, args);
     8c2:	9f 01       	movw	r18, r30
     8c4:	64 e6       	ldi	r22, 0x64	; 100
     8c6:	70 e0       	ldi	r23, 0x00	; 0
     8c8:	80 eb       	ldi	r24, 0xB0	; 176
     8ca:	99 e0       	ldi	r25, 0x09	; 9
     8cc:	0e 94 04 18 	call	0x3008	; 0x3008 <vsnprintf>
    va_end(args);
    str[100] = 0;   // JIC
     8d0:	10 92 14 0a 	sts	0x0A14, r1
    static void Puts(char* str)
    {
        PortTraits<PORT,BAUD> Port;

        //SCOPE_CLI;
        while (*str) {
     8d4:	40 91 b0 09 	lds	r20, 0x09B0
     8d8:	44 23       	and	r20, r20
     8da:	59 f1       	breq	.+86     	; 0x932 <ProtoReply(char const*, ...)+0x84>
     8dc:	e1 eb       	ldi	r30, 0xB1	; 177
     8de:	f9 e0       	ldi	r31, 0x09	; 9
     8e0:	0d c0       	rjmp	.+26     	; 0x8fc <ProtoReply(char const*, ...)+0x4e>
                Tail = (Tail +1) & (SIZE -1);
            } else {
                return false; 
            } // endif
        } // endif
        Head = tmphead;
     8e2:	90 93 ad 08 	sts	0x08AD, r25
     8e6:	80 93 ac 08 	sts	0x08AC, r24
        DataPtr[tmphead] = item;
     8ea:	dc 01       	movw	r26, r24
     8ec:	a4 55       	subi	r26, 0x54	; 84
     8ee:	b7 4f       	sbci	r27, 0xF7	; 247
     8f0:	14 96       	adiw	r26, 0x04	; 4
     8f2:	4c 93       	st	X, r20
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
     8f4:	5f bf       	out	0x3f, r21	; 63
     8f6:	41 91       	ld	r20, Z+
     8f8:	44 23       	and	r20, r20
     8fa:	d9 f0       	breq	.+54     	; 0x932 <ProtoReply(char const*, ...)+0x84>
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
     8fc:	5f b7       	in	r21, 0x3f	; 63
     8fe:	f8 94       	cli
bool Insert(const T& item) 
    {

        InsertProtectType dum;

        HeadTailType tmphead = (Head + 1) & (SIZE -1);
     900:	80 91 ac 08 	lds	r24, 0x08AC
     904:	90 91 ad 08 	lds	r25, 0x08AD
     908:	01 96       	adiw	r24, 0x01	; 1
     90a:	99 27       	eor	r25, r25
        if ( tmphead == Tail ) {
     90c:	20 91 ae 08 	lds	r18, 0x08AE
     910:	30 91 af 08 	lds	r19, 0x08AF
     914:	82 17       	cp	r24, r18
     916:	93 07       	cpc	r25, r19
     918:	21 f7       	brne	.-56     	; 0x8e2 <ProtoReply(char const*, ...)+0x34>
            if (FLAGS & QUEUE_WRAP) {
                Tail = (Tail +1) & (SIZE -1);
     91a:	20 91 ae 08 	lds	r18, 0x08AE
     91e:	30 91 af 08 	lds	r19, 0x08AF
     922:	2f 5f       	subi	r18, 0xFF	; 255
     924:	3f 4f       	sbci	r19, 0xFF	; 255
     926:	33 27       	eor	r19, r19
     928:	30 93 af 08 	sts	0x08AF, r19
     92c:	20 93 ae 08 	sts	0x08AE, r18
     930:	d8 cf       	rjmp	.-80     	; 0x8e2 <ProtoReply(char const*, ...)+0x34>
        return i;
    }

bool isEmpty(void) 
    {
        return (Head == Tail);
     932:	20 91 ac 08 	lds	r18, 0x08AC
     936:	30 91 ad 08 	lds	r19, 0x08AD
     93a:	80 91 ae 08 	lds	r24, 0x08AE
     93e:	90 91 af 08 	lds	r25, 0x08AF
            TxQueue.Insert(*str++);
        } // endwhile

        if (!TxQueue.isEmpty()) { 
     942:	28 17       	cp	r18, r24
     944:	39 07       	cpc	r19, r25
     946:	41 f0       	breq	.+16     	; 0x958 <ProtoReply(char const*, ...)+0xaa>
            m_Busy = true;
     948:	81 e0       	ldi	r24, 0x01	; 1
     94a:	80 93 5c 07 	sts	0x075C, r24
    }


    void EnableTxEmptyInterrupt(void) 
    {
        UCSR1B   |= (1<< UDRIE1);
     94e:	80 91 9a 00 	lds	r24, 0x009A
     952:	80 62       	ori	r24, 0x20	; 32
     954:	80 93 9a 00 	sts	0x009A, r24
    t_DebugUart::Puts(str);
}
     958:	e2 e0       	ldi	r30, 0x02	; 2
     95a:	0c 94 6f 16 	jmp	0x2cde	; 0x2cde <__epilogue_restores__+0x20>

0000095e <GetInteger(char*, int)>:
//*** Konverter delmngde af teksstreng til Int
//***
int GetInteger(char *txt, int iStartPos) {
    int i, iLen, iIsDigit = 1;

    iLen = strlen(txt + iStartPos) + iStartPos;
     95e:	86 0f       	add	r24, r22
     960:	97 1f       	adc	r25, r23
     962:	dc 01       	movw	r26, r24
     964:	0d 90       	ld	r0, X+
     966:	00 20       	and	r0, r0
     968:	e9 f7       	brne	.-6      	; 0x964 <GetInteger(char*, int)+0x6>
     96a:	11 97       	sbiw	r26, 0x01	; 1
     96c:	a8 1b       	sub	r26, r24
     96e:	b9 0b       	sbc	r27, r25
     970:	a6 0f       	add	r26, r22
     972:	b7 1f       	adc	r27, r23
    for (i = iStartPos; i < iLen; i++) {
     974:	6a 17       	cp	r22, r26
     976:	7b 07       	cpc	r23, r27
     978:	8c f4       	brge	.+34     	; 0x99c <GetInteger(char*, int)+0x3e>
     97a:	fc 01       	movw	r30, r24
//*** GetInteger
//***
//*** Konverter delmngde af teksstreng til Int
//***
int GetInteger(char *txt, int iStartPos) {
    int i, iLen, iIsDigit = 1;
     97c:	21 e0       	ldi	r18, 0x01	; 1
     97e:	30 e0       	ldi	r19, 0x00	; 0

    iLen = strlen(txt + iStartPos) + iStartPos;
    for (i = iStartPos; i < iLen; i++) {
        if (txt[i] < 0x30 || txt[i] > 0x39) {
     980:	41 91       	ld	r20, Z+
     982:	40 53       	subi	r20, 0x30	; 48
     984:	4a 30       	cpi	r20, 0x0A	; 10
     986:	10 f0       	brcs	.+4      	; 0x98c <GetInteger(char*, int)+0x2e>
            iIsDigit = 0;
     988:	20 e0       	ldi	r18, 0x00	; 0
     98a:	30 e0       	ldi	r19, 0x00	; 0
//***
int GetInteger(char *txt, int iStartPos) {
    int i, iLen, iIsDigit = 1;

    iLen = strlen(txt + iStartPos) + iStartPos;
    for (i = iStartPos; i < iLen; i++) {
     98c:	6f 5f       	subi	r22, 0xFF	; 255
     98e:	7f 4f       	sbci	r23, 0xFF	; 255
     990:	a6 17       	cp	r26, r22
     992:	b7 07       	cpc	r27, r23
     994:	a9 f7       	brne	.-22     	; 0x980 <GetInteger(char*, int)+0x22>
        if (txt[i] < 0x30 || txt[i] > 0x39) {
            iIsDigit = 0;
        }
    }
    if (iIsDigit == 1) {
     996:	21 30       	cpi	r18, 0x01	; 1
     998:	31 05       	cpc	r19, r1
     99a:	29 f4       	brne	.+10     	; 0x9a6 <GetInteger(char*, int)+0x48>
        return atoi(txt + iStartPos);
     99c:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <atoi>
     9a0:	9c 01       	movw	r18, r24
    } // endif

    return -99;
}
     9a2:	c9 01       	movw	r24, r18
     9a4:	08 95       	ret
    }
    if (iIsDigit == 1) {
        return atoi(txt + iStartPos);
    } // endif

    return -99;
     9a6:	2d e9       	ldi	r18, 0x9D	; 157
     9a8:	3f ef       	ldi	r19, 0xFF	; 255
     9aa:	fb cf       	rjmp	.-10     	; 0x9a2 <GetInteger(char*, int)+0x44>

000009ac <ShowHelp()>:
//***
void ShowHelp(void) {

    FIXME(2 Could just wait for UART and skip delay);

    ProtoReply("*** App: %s\n", PROGRAM_NAME);
     9ac:	8f e3       	ldi	r24, 0x3F	; 63
     9ae:	91 e0       	ldi	r25, 0x01	; 1
     9b0:	9f 93       	push	r25
     9b2:	8f 93       	push	r24
     9b4:	85 e4       	ldi	r24, 0x45	; 69
     9b6:	91 e0       	ldi	r25, 0x01	; 1
     9b8:	9f 93       	push	r25
     9ba:	8f 93       	push	r24
     9bc:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     9c0:	8a e0       	ldi	r24, 0x0A	; 10
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("*** Ver: %s\n", VERSIONA);
     9c8:	82 e5       	ldi	r24, 0x52	; 82
     9ca:	91 e0       	ldi	r25, 0x01	; 1
     9cc:	9f 93       	push	r25
     9ce:	8f 93       	push	r24
     9d0:	89 e6       	ldi	r24, 0x69	; 105
     9d2:	91 e0       	ldi	r25, 0x01	; 1
     9d4:	9f 93       	push	r25
     9d6:	8f 93       	push	r24
     9d8:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     9dc:	8a e0       	ldi	r24, 0x0A	; 10
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>

    ProtoReply("*** Commands: ->\n");
     9e4:	86 e7       	ldi	r24, 0x76	; 118
     9e6:	91 e0       	ldi	r25, 0x01	; 1
     9e8:	9f 93       	push	r25
     9ea:	8f 93       	push	r24
     9ec:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     9f0:	8a e0       	ldi	r24, 0x0A	; 10
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *f     Show SpeedLimitFlash\n");
     9f8:	88 e8       	ldi	r24, 0x88	; 136
     9fa:	91 e0       	ldi	r25, 0x01	; 1
     9fc:	9f 93       	push	r25
     9fe:	8f 93       	push	r24
     a00:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a04:	8a e0       	ldi	r24, 0x0A	; 10
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *h     Show Help - this\n");
     a0c:	8c ea       	ldi	r24, 0xAC	; 172
     a0e:	91 e0       	ldi	r25, 0x01	; 1
     a10:	9f 93       	push	r25
     a12:	8f 93       	push	r24
     a14:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a18:	8a e0       	ldi	r24, 0x0A	; 10
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *l     Show Luminance\n");
     a20:	8c ec       	ldi	r24, 0xCC	; 204
     a22:	91 e0       	ldi	r25, 0x01	; 1
     a24:	9f 93       	push	r25
     a26:	8f 93       	push	r24
     a28:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a2c:	8a e0       	ldi	r24, 0x0A	; 10
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *s     Show Speed\n");
     a34:	8a ee       	ldi	r24, 0xEA	; 234
     a36:	91 e0       	ldi	r25, 0x01	; 1
     a38:	9f 93       	push	r25
     a3a:	8f 93       	push	r24
     a3c:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a40:	8a e0       	ldi	r24, 0x0A	; 10
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *t     Show Timeout\n");
     a48:	84 e0       	ldi	r24, 0x04	; 4
     a4a:	92 e0       	ldi	r25, 0x02	; 2
     a4c:	9f 93       	push	r25
     a4e:	8f 93       	push	r24
     a50:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a54:	8a e0       	ldi	r24, 0x0A	; 10
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *v     Show Version\n");
     a5c:	80 e2       	ldi	r24, 0x20	; 32
     a5e:	92 e0       	ldi	r25, 0x02	; 2
     a60:	9f 93       	push	r25
     a62:	8f 93       	push	r24
     a64:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a68:	8a e0       	ldi	r24, 0x0A	; 10
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *C     Clear Display\n");
     a70:	8c e3       	ldi	r24, 0x3C	; 60
     a72:	92 e0       	ldi	r25, 0x02	; 2
     a74:	9f 93       	push	r25
     a76:	8f 93       	push	r24
     a78:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a7c:	8a e0       	ldi	r24, 0x0A	; 10
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *Fss   Set SpeedLimitFlash, ss: 1 - 99 kmt\n");
     a84:	89 e5       	ldi	r24, 0x59	; 89
     a86:	92 e0       	ldi	r25, 0x02	; 2
     a88:	9f 93       	push	r25
     a8a:	8f 93       	push	r24
     a8c:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     a90:	8a e0       	ldi	r24, 0x0A	; 10
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *Llll  Set Luminance, lll: 0 (AutoPWM) or 1 - 100 (Fixed level)\n");
     a98:	8c e8       	ldi	r24, 0x8C	; 140
     a9a:	92 e0       	ldi	r25, 0x02	; 2
     a9c:	9f 93       	push	r25
     a9e:	8f 93       	push	r24
     aa0:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     aa4:	8a e0       	ldi	r24, 0x0A	; 10
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LA    Set Luminance, A: 2\n");
     aac:	84 ed       	ldi	r24, 0xD4	; 212
     aae:	92 e0       	ldi	r25, 0x02	; 2
     ab0:	9f 93       	push	r25
     ab2:	8f 93       	push	r24
     ab4:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     ab8:	8a e0       	ldi	r24, 0x0A	; 10
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LB    Set Luminance, B: 4\n");
     ac0:	87 ef       	ldi	r24, 0xF7	; 247
     ac2:	92 e0       	ldi	r25, 0x02	; 2
     ac4:	9f 93       	push	r25
     ac6:	8f 93       	push	r24
     ac8:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     acc:	8d b7       	in	r24, 0x3d	; 61
     ace:	9e b7       	in	r25, 0x3e	; 62
     ad0:	80 96       	adiw	r24, 0x20	; 32
     ad2:	0f b6       	in	r0, 0x3f	; 63
     ad4:	f8 94       	cli
     ad6:	9e bf       	out	0x3e, r25	; 62
     ad8:	0f be       	out	0x3f, r0	; 63
     ada:	8d bf       	out	0x3d, r24	; 61
     adc:	8a e0       	ldi	r24, 0x0A	; 10
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LC    Set Luminance, C: 6\n");
     ae4:	8a e1       	ldi	r24, 0x1A	; 26
     ae6:	93 e0       	ldi	r25, 0x03	; 3
     ae8:	9f 93       	push	r25
     aea:	8f 93       	push	r24
     aec:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     af0:	8a e0       	ldi	r24, 0x0A	; 10
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LD    Set Luminance, D: 20\n");
     af8:	8d e3       	ldi	r24, 0x3D	; 61
     afa:	93 e0       	ldi	r25, 0x03	; 3
     afc:	9f 93       	push	r25
     afe:	8f 93       	push	r24
     b00:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b04:	8a e0       	ldi	r24, 0x0A	; 10
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LE    Set Luminance, E: 100\n");
     b0c:	81 e6       	ldi	r24, 0x61	; 97
     b0e:	93 e0       	ldi	r25, 0x03	; 3
     b10:	9f 93       	push	r25
     b12:	8f 93       	push	r24
     b14:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b18:	8a e0       	ldi	r24, 0x0A	; 10
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *LF    Set Luminance, F: 100\n");
     b20:	86 e8       	ldi	r24, 0x86	; 134
     b22:	93 e0       	ldi	r25, 0x03	; 3
     b24:	9f 93       	push	r25
     b26:	8f 93       	push	r24
     b28:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b2c:	8a e0       	ldi	r24, 0x0A	; 10
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *Svv   Set Speed, vv: 1 - 99 kmt\n");
     b34:	8b ea       	ldi	r24, 0xAB	; 171
     b36:	93 e0       	ldi	r25, 0x03	; 3
     b38:	9f 93       	push	r25
     b3a:	8f 93       	push	r24
     b3c:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b40:	8a e0       	ldi	r24, 0x0A	; 10
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *Tttt  Set Timeout, ttt: 0 (No timeout) or 1 - 600 1/10sec\n");
     b48:	84 ed       	ldi	r24, 0xD4	; 212
     b4a:	93 e0       	ldi	r25, 0x03	; 3
     b4c:	9f 93       	push	r25
     b4e:	8f 93       	push	r24
     b50:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b54:	8a e0       	ldi	r24, 0x0A	; 10
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    *X     Start A/D\n");
     b5c:	87 e1       	ldi	r24, 0x17	; 23
     b5e:	94 e0       	ldi	r25, 0x04	; 4
     b60:	9f 93       	push	r25
     b62:	8f 93       	push	r24
     b64:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b68:	8a e0       	ldi	r24, 0x0A	; 10
     b6a:	90 e0       	ldi	r25, 0x00	; 0
     b6c:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***    Exe cmd: CR (13)\n");
     b70:	80 e3       	ldi	r24, 0x30	; 48
     b72:	94 e0       	ldi	r25, 0x04	; 4
     b74:	9f 93       	push	r25
     b76:	8f 93       	push	r24
     b78:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b7c:	8a e0       	ldi	r24, 0x0A	; 10
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("*** Commands: <-\n");
     b84:	89 e4       	ldi	r24, 0x49	; 73
     b86:	94 e0       	ldi	r25, 0x04	; 4
     b88:	9f 93       	push	r25
     b8a:	8f 93       	push	r24
     b8c:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     b90:	8a e0       	ldi	r24, 0x0A	; 10
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***     CMD + OK / ERROR / UNKNOWN\n");
     b98:	8b e5       	ldi	r24, 0x5B	; 91
     b9a:	94 e0       	ldi	r25, 0x04	; 4
     b9c:	9f 93       	push	r25
     b9e:	8f 93       	push	r24
     ba0:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     ba4:	8a e0       	ldi	r24, 0x0A	; 10
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("*** Info: <-\n");
     bac:	8f e7       	ldi	r24, 0x7F	; 127
     bae:	94 e0       	ldi	r25, 0x04	; 4
     bb0:	9f 93       	push	r25
     bb2:	8f 93       	push	r24
     bb4:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     bb8:	8a e0       	ldi	r24, 0x0A	; 10
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("***     # Information...\n");
     bc0:	8d e8       	ldi	r24, 0x8D	; 141
     bc2:	94 e0       	ldi	r25, 0x04	; 4
     bc4:	9f 93       	push	r25
     bc6:	8f 93       	push	r24
     bc8:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     bcc:	8a e0       	ldi	r24, 0x0A	; 10
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
    ProtoReply("*** End\n");
     bd4:	87 ea       	ldi	r24, 0xA7	; 167
     bd6:	94 e0       	ldi	r25, 0x04	; 4
     bd8:	9f 93       	push	r25
     bda:	8f 93       	push	r24
     bdc:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    delay_ms(10);
     be0:	8a e0       	ldi	r24, 0x0A	; 10
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <delay_ms(unsigned int)>
     be8:	8d b7       	in	r24, 0x3d	; 61
     bea:	9e b7       	in	r25, 0x3e	; 62
     bec:	4a 96       	adiw	r24, 0x1a	; 26
     bee:	0f b6       	in	r0, 0x3f	; 63
     bf0:	f8 94       	cli
     bf2:	9e bf       	out	0x3e, r25	; 62
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	8d bf       	out	0x3d, r24	; 61
     bf8:	08 95       	ret

00000bfa <SetDisplaySpeed(unsigned int)>:

unsigned int CurrentSpeed = 0;
//*************************************************************************
//*** Show Speed p display
//*** Convert int to 7-Segment code
void SetDisplaySpeed(unsigned int Speed) {
     bfa:	a3 e0       	ldi	r26, 0x03	; 3
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	e3 e0       	ldi	r30, 0x03	; 3
     c00:	f6 e0       	ldi	r31, 0x06	; 6
     c02:	0c 94 51 16 	jmp	0x2ca2	; 0x2ca2 <__prologue_saves__+0x1c>
     c06:	8c 01       	movw	r16, r24
    int A, B;
    char txtInt[3];

    CurrentSpeed = Speed;
     c08:	90 93 60 07 	sts	0x0760, r25
     c0c:	80 93 5f 07 	sts	0x075F, r24

    snprintf(txtInt, 3, "%d", Speed);
     c10:	1f 93       	push	r17
     c12:	8f 93       	push	r24
     c14:	8a e0       	ldi	r24, 0x0A	; 10
     c16:	96 e0       	ldi	r25, 0x06	; 6
     c18:	9f 93       	push	r25
     c1a:	8f 93       	push	r24
     c1c:	1f 92       	push	r1
     c1e:	83 e0       	ldi	r24, 0x03	; 3
     c20:	8f 93       	push	r24
     c22:	ce 01       	movw	r24, r28
     c24:	01 96       	adiw	r24, 0x01	; 1
     c26:	9f 93       	push	r25
     c28:	8f 93       	push	r24
     c2a:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    A =  txtInt[0] - 48;
     c2e:	89 81       	ldd	r24, Y+1	; 0x01
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	c0 97       	sbiw	r24, 0x30	; 48
    B =  txtInt[1] - 48;
     c34:	ea 81       	ldd	r30, Y+2	; 0x02

    if (Speed > 9  && Speed <= 99) {
     c36:	98 01       	movw	r18, r16
     c38:	2a 50       	subi	r18, 0x0A	; 10
     c3a:	31 09       	sbc	r19, r1
     c3c:	0f b6       	in	r0, 0x3f	; 63
     c3e:	f8 94       	cli
     c40:	de bf       	out	0x3e, r29	; 62
     c42:	0f be       	out	0x3f, r0	; 63
     c44:	cd bf       	out	0x3d, r28	; 61
     c46:	2a 35       	cpi	r18, 0x5A	; 90
     c48:	31 05       	cpc	r19, r1
     c4a:	e8 f0       	brcs	.+58     	; 0xc86 <SetDisplaySpeed(unsigned int)+0x8c>
        Column[0] = SegCode[A];
        Column[1] = SegCode[B];
    }    else if (Speed <= 0 || Speed > 99) {
     c4c:	01 50       	subi	r16, 0x01	; 1
     c4e:	11 09       	sbc	r17, r1
     c50:	03 36       	cpi	r16, 0x63	; 99
     c52:	11 05       	cpc	r17, r1
     c54:	70 f4       	brcc	.+28     	; 0xc72 <SetDisplaySpeed(unsigned int)+0x78>
        Column[0] = SegCode[10];
        Column[1] = SegCode[10];
    } else if (Speed <= 9) {
        Column[0] = SegCode[10];
     c56:	2f ef       	ldi	r18, 0xFF	; 255
     c58:	20 93 05 01 	sts	0x0105, r18
        Column[1] = SegCode[A];
     c5c:	fc 01       	movw	r30, r24
     c5e:	e4 5b       	subi	r30, 0xB4	; 180
     c60:	f8 4f       	sbci	r31, 0xF8	; 248
     c62:	80 81       	ld	r24, Z
     c64:	80 93 06 01 	sts	0x0106, r24
    } // endif
  

}
     c68:	23 96       	adiw	r28, 0x03	; 3
     c6a:	e4 e0       	ldi	r30, 0x04	; 4
     c6c:	0c 94 6d 16 	jmp	0x2cda	; 0x2cda <__epilogue_restores__+0x1c>
     c70:	1a c0       	rjmp	.+52     	; 0xca6 <CommandHandler()>

    if (Speed > 9  && Speed <= 99) {
        Column[0] = SegCode[A];
        Column[1] = SegCode[B];
    }    else if (Speed <= 0 || Speed > 99) {
        Column[0] = SegCode[10];
     c72:	8f ef       	ldi	r24, 0xFF	; 255
     c74:	80 93 05 01 	sts	0x0105, r24
        Column[1] = SegCode[10];
     c78:	80 93 06 01 	sts	0x0106, r24
        Column[0] = SegCode[10];
        Column[1] = SegCode[A];
    } // endif
  

}
     c7c:	23 96       	adiw	r28, 0x03	; 3
     c7e:	e4 e0       	ldi	r30, 0x04	; 4
     c80:	0c 94 6d 16 	jmp	0x2cda	; 0x2cda <__epilogue_restores__+0x1c>
     c84:	10 c0       	rjmp	.+32     	; 0xca6 <CommandHandler()>
    snprintf(txtInt, 3, "%d", Speed);
    A =  txtInt[0] - 48;
    B =  txtInt[1] - 48;

    if (Speed > 9  && Speed <= 99) {
        Column[0] = SegCode[A];
     c86:	dc 01       	movw	r26, r24
     c88:	a4 5b       	subi	r26, 0xB4	; 180
     c8a:	b8 4f       	sbci	r27, 0xF8	; 248
     c8c:	8c 91       	ld	r24, X
     c8e:	80 93 05 01 	sts	0x0105, r24

    CurrentSpeed = Speed;

    snprintf(txtInt, 3, "%d", Speed);
    A =  txtInt[0] - 48;
    B =  txtInt[1] - 48;
     c92:	f0 e0       	ldi	r31, 0x00	; 0

    if (Speed > 9  && Speed <= 99) {
        Column[0] = SegCode[A];
        Column[1] = SegCode[B];
     c94:	e4 5e       	subi	r30, 0xE4	; 228
     c96:	f8 4f       	sbci	r31, 0xF8	; 248
     c98:	80 81       	ld	r24, Z
     c9a:	80 93 06 01 	sts	0x0106, r24
        Column[0] = SegCode[10];
        Column[1] = SegCode[A];
    } // endif
  

}
     c9e:	23 96       	adiw	r28, 0x03	; 3
     ca0:	e4 e0       	ldi	r30, 0x04	; 4
     ca2:	0c 94 6d 16 	jmp	0x2cda	; 0x2cda <__epilogue_restores__+0x1c>

00000ca6 <CommandHandler()>:
//*** CommandHandler
//***
//*** Kommandoer start med *
//*** Response start med * + OK / ERROR / UNKOWN

void CommandHandler(void) {
     ca6:	0f 93       	push	r16
     ca8:	1f 93       	push	r17
     caa:	cf 93       	push	r28
     cac:	df 93       	push	r29
    #endif


    static unsigned int Getc(void)
    {
        unsigned char Err = RxError;
     cae:	20 91 5d 07 	lds	r18, 0x075D

        // Clear errors 
        RxError = 0;
     cb2:	10 92 5d 07 	sts	0x075D, r1
        return;
    }

bool Get(T& popValue) 
    {
        if (Head == Tail) return false;
     cb6:	90 91 2a 08 	lds	r25, 0x082A
     cba:	80 91 2b 08 	lds	r24, 0x082B
     cbe:	98 17       	cp	r25, r24
     cc0:	61 f1       	breq	.+88     	; 0xd1a <CommandHandler()+0x74>
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
     cc2:	8f b7       	in	r24, 0x3f	; 63
     cc4:	f8 94       	cli
    {
        if (Head == Tail) return false;

        ExtractProtectType dum;

        HeadTailType tmptail = (Tail + 1) & (SIZE -1);
     cc6:	e0 91 2b 08 	lds	r30, 0x082B
     cca:	ef 5f       	subi	r30, 0xFF	; 255
     ccc:	ef 77       	andi	r30, 0x7F	; 127
        Tail = tmptail;
     cce:	e0 93 2b 08 	sts	0x082B, r30
        popValue = DataPtr[tmptail];
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	e6 5d       	subi	r30, 0xD6	; 214
     cd6:	f7 4f       	sbci	r31, 0xF7	; 247
     cd8:	32 81       	ldd	r19, Z+2	; 0x02
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
     cda:	8f bf       	out	0x3f, r24	; 63

        unsigned char ch;
        if (!RxQueue.Get(ch)) return NO_DATA;

        return (Err << 8) | ch;
     cdc:	92 2f       	mov	r25, r18
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	83 2b       	or	r24, r19
    FIXME(Do a timeout on the buffer);
    FIXME(Handle all chars in one pass);

    // Check for incomming chars
    unsigned int ch = t_DebugUart::Getc();
    if (ch == t_DebugUart::NO_DATA) return;
     ce2:	81 15       	cp	r24, r1
     ce4:	21 e0       	ldi	r18, 0x01	; 1
     ce6:	92 07       	cpc	r25, r18
     ce8:	c1 f0       	breq	.+48     	; 0xd1a <CommandHandler()+0x74>

    static unsigned int BufIndex = 0;
    static char rxpacketbuf[MAX_PACKET_SIZE];

    // See if terminating char
    if (ch != '\r' && ch != '\n') {
     cea:	8d 30       	cpi	r24, 0x0D	; 13
     cec:	91 05       	cpc	r25, r1
     cee:	d1 f0       	breq	.+52     	; 0xd24 <CommandHandler()+0x7e>
     cf0:	8a 30       	cpi	r24, 0x0A	; 10
     cf2:	91 05       	cpc	r25, r1
     cf4:	b9 f0       	breq	.+46     	; 0xd24 <CommandHandler()+0x7e>

        // Check if receive buffer is filled...
        if (BufIndex == MAX_PACKET_SIZE) {
     cf6:	20 91 15 0a 	lds	r18, 0x0A15
     cfa:	30 91 16 0a 	lds	r19, 0x0A16
     cfe:	2a 3f       	cpi	r18, 0xFA	; 250
     d00:	31 05       	cpc	r19, r1
     d02:	09 f4       	brne	.+2      	; 0xd06 <CommandHandler()+0x60>
     d04:	4d c0       	rjmp	.+154    	; 0xda0 <CommandHandler()+0xfa>
            BufIndex = 0;
            return;
        } // endif

        // Insert char
        rxpacketbuf[BufIndex++] = ch & 0xFF;
     d06:	f9 01       	movw	r30, r18
     d08:	e9 5e       	subi	r30, 0xE9	; 233
     d0a:	f5 4f       	sbci	r31, 0xF5	; 245
     d0c:	80 83       	st	Z, r24
     d0e:	2f 5f       	subi	r18, 0xFF	; 255
     d10:	3f 4f       	sbci	r19, 0xFF	; 255
     d12:	30 93 16 0a 	sts	0x0A16, r19
     d16:	20 93 15 0a 	sts	0x0A15, r18
    default:
        ProtoReply("*UNKNOWN command \"%s\"\n", rxpacketbuf);
    }

    return;
}
     d1a:	df 91       	pop	r29
     d1c:	cf 91       	pop	r28
     d1e:	1f 91       	pop	r17
     d20:	0f 91       	pop	r16
     d22:	08 95       	ret
        rxpacketbuf[BufIndex++] = ch & 0xFF;
        return;
    } // endif

    // Terminate buffer
    rxpacketbuf[BufIndex] = 0;
     d24:	c7 e1       	ldi	r28, 0x17	; 23
     d26:	da e0       	ldi	r29, 0x0A	; 10
     d28:	e0 91 15 0a 	lds	r30, 0x0A15
     d2c:	f0 91 16 0a 	lds	r31, 0x0A16
     d30:	ec 0f       	add	r30, r28
     d32:	fd 1f       	adc	r31, r29
     d34:	10 82       	st	Z, r1
    BufIndex = 0;
     d36:	10 92 16 0a 	sts	0x0A16, r1
     d3a:	10 92 15 0a 	sts	0x0A15, r1

    switch (rxpacketbuf[0]) {
     d3e:	80 91 17 0a 	lds	r24, 0x0A17
     d42:	8a 32       	cpi	r24, 0x2A	; 42
     d44:	89 f0       	breq	.+34     	; 0xd68 <CommandHandler()+0xc2>
        default:
            ProtoReply("*UNKNOWN %s\n", rxpacketbuf);
        }
        break;
    default:
        ProtoReply("*UNKNOWN command \"%s\"\n", rxpacketbuf);
     d46:	df 93       	push	r29
     d48:	cf 93       	push	r28
     d4a:	8a e9       	ldi	r24, 0x9A	; 154
     d4c:	96 e0       	ldi	r25, 0x06	; 6
     d4e:	9f 93       	push	r25
     d50:	8f 93       	push	r24
     d52:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
     d56:	0f 90       	pop	r0
     d58:	0f 90       	pop	r0
     d5a:	0f 90       	pop	r0
     d5c:	0f 90       	pop	r0
    }

    return;
}
     d5e:	df 91       	pop	r29
     d60:	cf 91       	pop	r28
     d62:	1f 91       	pop	r17
     d64:	0f 91       	pop	r16
     d66:	08 95       	ret
    BufIndex = 0;

    switch (rxpacketbuf[0]) {
    case '*':
        int x;
        switch (rxpacketbuf[1]) {
     d68:	80 91 18 0a 	lds	r24, 0x0A18
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	fc 01       	movw	r30, r24
     d70:	e3 54       	subi	r30, 0x43	; 67
     d72:	f1 09       	sbc	r31, r1
     d74:	e4 33       	cpi	r30, 0x34	; 52
     d76:	f1 05       	cpc	r31, r1
     d78:	78 f0       	brcs	.+30     	; 0xd98 <CommandHandler()+0xf2>
        case 'X':
            ProtoReply("*X AD OK\n");
            break;

        default:
            ProtoReply("*UNKNOWN %s\n", rxpacketbuf);
     d7a:	87 e1       	ldi	r24, 0x17	; 23
     d7c:	9a e0       	ldi	r25, 0x0A	; 10
     d7e:	9f 93       	push	r25
     d80:	8f 93       	push	r24
     d82:	83 ef       	ldi	r24, 0xF3	; 243
     d84:	94 e0       	ldi	r25, 0x04	; 4
     d86:	9f 93       	push	r25
     d88:	8f 93       	push	r24
     d8a:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
     d8e:	0f 90       	pop	r0
     d90:	0f 90       	pop	r0
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	c1 cf       	rjmp	.-126    	; 0xd1a <CommandHandler()+0x74>
    BufIndex = 0;

    switch (rxpacketbuf[0]) {
    case '*':
        int x;
        switch (rxpacketbuf[1]) {
     d98:	ea 5b       	subi	r30, 0xBA	; 186
     d9a:	ff 4f       	sbci	r31, 0xFF	; 255
     d9c:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__tablejump2__>
    // See if terminating char
    if (ch != '\r' && ch != '\n') {

        // Check if receive buffer is filled...
        if (BufIndex == MAX_PACKET_SIZE) {
            BufIndex = 0;
     da0:	10 92 16 0a 	sts	0x0A16, r1
     da4:	10 92 15 0a 	sts	0x0A15, r1
    default:
        ProtoReply("*UNKNOWN command \"%s\"\n", rxpacketbuf);
    }

    return;
}
     da8:	df 91       	pop	r29
     daa:	cf 91       	pop	r28
     dac:	1f 91       	pop	r17
     dae:	0f 91       	pop	r16
     db0:	08 95       	ret
            ProtoReply("*s Speed=%d [kmt]\n", x);
            break;

        case 't':
            x = iShowTimeOut;
            ProtoReply("*t Time=%d [1/10sec]\n", x);
     db2:	80 91 04 01 	lds	r24, 0x0104
     db6:	8f 93       	push	r24
     db8:	80 91 03 01 	lds	r24, 0x0103
     dbc:	8f 93       	push	r24
     dbe:	83 e1       	ldi	r24, 0x13	; 19
     dc0:	95 e0       	ldi	r25, 0x05	; 5
     dc2:	9f 93       	push	r25
     dc4:	8f 93       	push	r24
     dc6:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	0f 90       	pop	r0
     dd2:	a3 cf       	rjmp	.-186    	; 0xd1a <CommandHandler()+0x74>
            } // endif
            break;

        case 's':
            x = GetDisplaySpeed();
            ProtoReply("*s Speed=%d [kmt]\n", x);
     dd4:	80 91 60 07 	lds	r24, 0x0760
     dd8:	8f 93       	push	r24
     dda:	80 91 5f 07 	lds	r24, 0x075F
     dde:	8f 93       	push	r24
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	95 e0       	ldi	r25, 0x05	; 5
     de4:	9f 93       	push	r25
     de6:	8f 93       	push	r24
     de8:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
     dec:	0f 90       	pop	r0
     dee:	0f 90       	pop	r0
     df0:	0f 90       	pop	r0
     df2:	0f 90       	pop	r0
     df4:	92 cf       	rjmp	.-220    	; 0xd1a <CommandHandler()+0x74>
            }
            ProtoReply("%s\n", txtInfo);
            break;    

        case 'r':
            if (strcmp(rxpacketbuf,"*reboot") == 0) {
     df6:	6b ee       	ldi	r22, 0xEB	; 235
     df8:	74 e0       	ldi	r23, 0x04	; 4
     dfa:	87 e1       	ldi	r24, 0x17	; 23
     dfc:	9a e0       	ldi	r25, 0x0A	; 10
     dfe:	0e 94 7f 17 	call	0x2efe	; 0x2efe <strcmp>
     e02:	00 97       	sbiw	r24, 0x00	; 0
     e04:	09 f0       	breq	.+2      	; 0xe08 <CommandHandler()+0x162>
     e06:	b9 cf       	rjmp	.-142    	; 0xd7a <CommandHandler()+0xd4>
                ProtoReply("OK\n");
     e08:	8c e2       	ldi	r24, 0x2C	; 44
     e0a:	95 e0       	ldi	r25, 0x05	; 5
     e0c:	9f 93       	push	r25
     e0e:	8f 93       	push	r24
     e10:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
                delay(100);
     e14:	84 e6       	ldi	r24, 0x64	; 100
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <delay(unsigned int)>
                Reboot();
     e1c:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <Reboot()>
            x = iShowFlash;
            ProtoReply("*f SpeedLimitFlash=%d [kmt]\n", x);
            break;

        case 'l':  
            x = GetDisplayIntensity();
     e20:	80 91 5e 07 	lds	r24, 0x075E
            if ( bAutoPWM == 1 ) {        
     e24:	90 91 00 01 	lds	r25, 0x0100
     e28:	91 30       	cpi	r25, 0x01	; 1
     e2a:	09 f4       	brne	.+2      	; 0xe2e <CommandHandler()+0x188>
     e2c:	7e c1       	rjmp	.+764    	; 0x112a <__stack+0x2b>
                snprintf(txtInfo, 100, "*l Lum=%d (AutoPWM)", x);
            }    
            else {     
                snprintf(txtInfo, 100, "*l Lum=%d", x);
     e2e:	1f 92       	push	r1
     e30:	8f 93       	push	r24
     e32:	81 ee       	ldi	r24, 0xE1	; 225
     e34:	94 e0       	ldi	r25, 0x04	; 4
     e36:	9f 93       	push	r25
     e38:	8f 93       	push	r24
     e3a:	1f 92       	push	r1
     e3c:	84 e6       	ldi	r24, 0x64	; 100
     e3e:	8f 93       	push	r24
     e40:	82 e8       	ldi	r24, 0x82	; 130
     e42:	97 e0       	ldi	r25, 0x07	; 7
     e44:	9f 93       	push	r25
     e46:	8f 93       	push	r24
     e48:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
     e4c:	8d b7       	in	r24, 0x3d	; 61
     e4e:	9e b7       	in	r25, 0x3e	; 62
     e50:	08 96       	adiw	r24, 0x08	; 8
     e52:	0f b6       	in	r0, 0x3f	; 63
     e54:	f8 94       	cli
     e56:	9e bf       	out	0x3e, r25	; 62
     e58:	0f be       	out	0x3f, r0	; 63
     e5a:	8d bf       	out	0x3d, r24	; 61
            }
            ProtoReply("%s\n", txtInfo);
     e5c:	82 e8       	ldi	r24, 0x82	; 130
     e5e:	97 e0       	ldi	r25, 0x07	; 7
     e60:	9f 93       	push	r25
     e62:	8f 93       	push	r24
     e64:	8f e5       	ldi	r24, 0x5F	; 95
     e66:	96 e0       	ldi	r25, 0x06	; 6
     e68:	9f 93       	push	r25
     e6a:	8f 93       	push	r24
     e6c:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;    
     e70:	0f 90       	pop	r0
     e72:	0f 90       	pop	r0
     e74:	0f 90       	pop	r0
     e76:	0f 90       	pop	r0
     e78:	50 cf       	rjmp	.-352    	; 0xd1a <CommandHandler()+0x74>
        int x;
        switch (rxpacketbuf[1]) {

        case 'f':   
            x = iShowFlash;
            ProtoReply("*f SpeedLimitFlash=%d [kmt]\n", x);
     e7a:	80 91 02 01 	lds	r24, 0x0102
     e7e:	8f 93       	push	r24
     e80:	80 91 01 01 	lds	r24, 0x0101
     e84:	8f 93       	push	r24
     e86:	80 eb       	ldi	r24, 0xB0	; 176
     e88:	94 e0       	ldi	r25, 0x04	; 4
     e8a:	9f 93       	push	r25
     e8c:	8f 93       	push	r24
     e8e:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	0f 90       	pop	r0
     e9a:	3f cf       	rjmp	.-386    	; 0xd1a <CommandHandler()+0x74>
        case 'v':
            ProtoReply("*V App: %s Ver: %s\n", PROGRAM_NAME, VERSIONA);
            break;

        case 'X':
            ProtoReply("*X AD OK\n");
     e9c:	80 e9       	ldi	r24, 0x90	; 144
     e9e:	96 e0       	ldi	r25, 0x06	; 6
     ea0:	9f 93       	push	r25
     ea2:	8f 93       	push	r24
     ea4:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
     ea8:	0f 90       	pop	r0
     eaa:	0f 90       	pop	r0
     eac:	36 cf       	rjmp	.-404    	; 0xd1a <CommandHandler()+0x74>
            }
            break;

        case 'V':
        case 'v':
            ProtoReply("*V App: %s Ver: %s\n", PROGRAM_NAME, VERSIONA);
     eae:	82 e5       	ldi	r24, 0x52	; 82
     eb0:	91 e0       	ldi	r25, 0x01	; 1
     eb2:	9f 93       	push	r25
     eb4:	8f 93       	push	r24
     eb6:	8f e3       	ldi	r24, 0x3F	; 63
     eb8:	91 e0       	ldi	r25, 0x01	; 1
     eba:	9f 93       	push	r25
     ebc:	8f 93       	push	r24
     ebe:	8c e7       	ldi	r24, 0x7C	; 124
     ec0:	96 e0       	ldi	r25, 0x06	; 6
     ec2:	9f 93       	push	r25
     ec4:	8f 93       	push	r24
     ec6:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
     eca:	0f 90       	pop	r0
     ecc:	0f 90       	pop	r0
     ece:	0f 90       	pop	r0
     ed0:	0f 90       	pop	r0
     ed2:	0f 90       	pop	r0
     ed4:	0f 90       	pop	r0
     ed6:	21 cf       	rjmp	.-446    	; 0xd1a <CommandHandler()+0x74>
                ProtoReply("*S ERROR (1->99) %s\n", rxpacketbuf);
            }
            break;

        case 'T':
            if ( strlen(rxpacketbuf) <= 2 ) {        
     ed8:	09 90       	ld	r0, Y+
     eda:	00 20       	and	r0, r0
     edc:	e9 f7       	brne	.-6      	; 0xed8 <CommandHandler()+0x232>
     ede:	21 97       	sbiw	r28, 0x01	; 1
     ee0:	c7 51       	subi	r28, 0x17	; 23
     ee2:	da 40       	sbci	r29, 0x0A	; 10
     ee4:	23 97       	sbiw	r28, 0x03	; 3
     ee6:	08 f4       	brcc	.+2      	; 0xeea <CommandHandler()+0x244>
     ee8:	db c0       	rjmp	.+438    	; 0x10a0 <CommandHandler()+0x3fa>
                ProtoReply("*T ERROR (0->600) %s\n", rxpacketbuf);
            }    
            else {     
                x = GetInteger(rxpacketbuf, 2);
     eea:	62 e0       	ldi	r22, 0x02	; 2
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	87 e1       	ldi	r24, 0x17	; 23
     ef0:	9a e0       	ldi	r25, 0x0A	; 10
     ef2:	0e 94 af 04 	call	0x95e	; 0x95e <GetInteger(char*, int)>
                if (x >= 0 && x <= 600) {
     ef6:	89 35       	cpi	r24, 0x59	; 89
     ef8:	42 e0       	ldi	r20, 0x02	; 2
     efa:	94 07       	cpc	r25, r20
     efc:	08 f0       	brcs	.+2      	; 0xf00 <CommandHandler()+0x25a>
     efe:	d0 c0       	rjmp	.+416    	; 0x10a0 <CommandHandler()+0x3fa>
                    iShowTimeOut = x; // * 10; // 1/10 sekunder
     f00:	90 93 04 01 	sts	0x0104, r25
     f04:	80 93 03 01 	sts	0x0103, r24
                    ProtoReply("*T OK Time=%d [1/10sec]\n", x);
     f08:	9f 93       	push	r25
     f0a:	8f 93       	push	r24
     f0c:	83 e6       	ldi	r24, 0x63	; 99
     f0e:	96 e0       	ldi	r25, 0x06	; 6
     f10:	9f 93       	push	r25
     f12:	8f 93       	push	r24
     f14:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	0f 90       	pop	r0
     f20:	fc ce       	rjmp	.-520    	; 0xd1a <CommandHandler()+0x74>
            }
            ProtoReply("%s\n", txtInfo);
            break; 

        case 'S':
            x = GetInteger(rxpacketbuf, 2);
     f22:	62 e0       	ldi	r22, 0x02	; 2
     f24:	70 e0       	ldi	r23, 0x00	; 0
     f26:	87 e1       	ldi	r24, 0x17	; 23
     f28:	9a e0       	ldi	r25, 0x0A	; 10
     f2a:	0e 94 af 04 	call	0x95e	; 0x95e <GetInteger(char*, int)>
     f2e:	ec 01       	movw	r28, r24
            if (x > 0 && x < 100) {
     f30:	ac 01       	movw	r20, r24
     f32:	41 50       	subi	r20, 0x01	; 1
     f34:	51 09       	sbc	r21, r1
     f36:	43 36       	cpi	r20, 0x63	; 99
     f38:	51 05       	cpc	r21, r1
     f3a:	08 f0       	brcs	.+2      	; 0xf3e <CommandHandler()+0x298>
     f3c:	c0 c0       	rjmp	.+384    	; 0x10be <CommandHandler()+0x418>
                SetDisplaySpeed(x);
     f3e:	0e 94 fd 05 	call	0xbfa	; 0xbfa <SetDisplaySpeed(unsigned int)>
                ShowSpeedTimer.Mark(iShowTimeOut * 100);
     f42:	20 91 03 01 	lds	r18, 0x0103
     f46:	30 91 04 01 	lds	r19, 0x0104
     f4a:	84 e6       	ldi	r24, 0x64	; 100
     f4c:	82 9f       	mul	r24, r18
     f4e:	a0 01       	movw	r20, r0
     f50:	83 9f       	mul	r24, r19
     f52:	50 0d       	add	r21, r0
     f54:	11 24       	eor	r1, r1
     f56:	60 e0       	ldi	r22, 0x00	; 0
     f58:	70 e0       	ldi	r23, 0x00	; 0
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
     f5a:	8f b7       	in	r24, 0x3f	; 63
        cli();
     f5c:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
     f5e:	00 91 58 07 	lds	r16, 0x0758
     f62:	10 91 59 07 	lds	r17, 0x0759
     f66:	20 91 5a 07 	lds	r18, 0x075A
     f6a:	30 91 5b 07 	lds	r19, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
     f6e:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
     f70:	40 0f       	add	r20, r16
     f72:	51 1f       	adc	r21, r17
     f74:	62 1f       	adc	r22, r18
     f76:	73 1f       	adc	r23, r19
     f78:	40 93 65 07 	sts	0x0765, r20
     f7c:	50 93 66 07 	sts	0x0766, r21
     f80:	60 93 67 07 	sts	0x0767, r22
     f84:	70 93 68 07 	sts	0x0768, r23
                ProtoReply("*S OK Speed=%d [kmt]\n", x);
     f88:	df 93       	push	r29
     f8a:	cf 93       	push	r28
     f8c:	82 e2       	ldi	r24, 0x22	; 34
     f8e:	96 e0       	ldi	r25, 0x06	; 6
     f90:	9f 93       	push	r25
     f92:	8f 93       	push	r24
     f94:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
     f98:	0f 90       	pop	r0
     f9a:	0f 90       	pop	r0
     f9c:	0f 90       	pop	r0
     f9e:	0f 90       	pop	r0
     fa0:	bc ce       	rjmp	.-648    	; 0xd1a <CommandHandler()+0x74>
        case 'h':
            ShowHelp();
            break;

        case 'L':  // LUM Auto / Manual -> SID88 Light Test  
            if ( strlen(rxpacketbuf) <= 2 ) {        
     fa2:	07 e1       	ldi	r16, 0x17	; 23
     fa4:	1a e0       	ldi	r17, 0x0A	; 10
     fa6:	09 90       	ld	r0, Y+
     fa8:	00 20       	and	r0, r0
     faa:	e9 f7       	brne	.-6      	; 0xfa6 <CommandHandler()+0x300>
     fac:	21 97       	sbiw	r28, 0x01	; 1
     fae:	c0 1b       	sub	r28, r16
     fb0:	d1 0b       	sbc	r29, r17
     fb2:	23 97       	sbiw	r28, 0x03	; 3
     fb4:	08 f4       	brcc	.+2      	; 0xfb8 <CommandHandler()+0x312>
     fb6:	a1 c0       	rjmp	.+322    	; 0x10fa <CommandHandler()+0x454>
                snprintf(txtInfo, 100, "*L ERROR (0->100 or A->F) %s", rxpacketbuf);
            }    
            else {     
                x = GetInteger(rxpacketbuf, 2);
     fb8:	62 e0       	ldi	r22, 0x02	; 2
     fba:	70 e0       	ldi	r23, 0x00	; 0
     fbc:	87 e1       	ldi	r24, 0x17	; 23
     fbe:	9a e0       	ldi	r25, 0x0A	; 10
     fc0:	0e 94 af 04 	call	0x95e	; 0x95e <GetInteger(char*, int)>
     fc4:	ac 01       	movw	r20, r24
                if ( x == -99 ) {        
     fc6:	4d 39       	cpi	r20, 0x9D	; 157
     fc8:	9f ef       	ldi	r25, 0xFF	; 255
     fca:	59 07       	cpc	r21, r25
     fcc:	09 f4       	brne	.+2      	; 0xfd0 <CommandHandler()+0x32a>
     fce:	c5 c0       	rjmp	.+394    	; 0x115a <__stack+0x5b>
                    default:
                        snprintf(txtInfo, 100, "*L ERROR (A->F) %s", rxpacketbuf);
                    }    
                }    
                else {     
                    if ( x == 0 ) {        
     fd0:	41 15       	cp	r20, r1
     fd2:	51 05       	cpc	r21, r1
     fd4:	09 f4       	brne	.+2      	; 0xfd8 <CommandHandler()+0x332>
     fd6:	e8 c0       	rjmp	.+464    	; 0x11a8 <__stack+0xa9>
                        bAutoPWM = 1;   
                        x = GetDisplayIntensity();
                        snprintf(txtInfo, 100, "*L0 OK Lum=%d (AutoPWM)", x);
                    }    
                    else {     
                        if (x >= 1 && x <= 100) {
     fd8:	ca 01       	movw	r24, r20
     fda:	01 97       	sbiw	r24, 0x01	; 1
     fdc:	84 36       	cpi	r24, 0x64	; 100
     fde:	91 05       	cpc	r25, r1
     fe0:	08 f0       	brcs	.+2      	; 0xfe4 <CommandHandler()+0x33e>
     fe2:	ff c0       	rjmp	.+510    	; 0x11e2 <__stack+0xe3>
                            bAutoPWM = 0;
     fe4:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
     fe8:	40 93 5e 07 	sts	0x075E, r20

    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
     fec:	42 30       	cpi	r20, 0x02	; 2
     fee:	09 f4       	brne	.+2      	; 0xff2 <CommandHandler()+0x34c>
     ff0:	10 c1       	rjmp	.+544    	; 0x1212 <__stack+0x113>
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
     ff2:	8f ef       	ldi	r24, 0xFF	; 255
     ff4:	84 9f       	mul	r24, r20
     ff6:	90 01       	movw	r18, r0
     ff8:	85 9f       	mul	r24, r21
     ffa:	30 0d       	add	r19, r0
     ffc:	11 24       	eor	r1, r1
     ffe:	36 95       	lsr	r19
    1000:	27 95       	ror	r18
    1002:	36 95       	lsr	r19
    1004:	27 95       	ror	r18
    1006:	ab e7       	ldi	r26, 0x7B	; 123
    1008:	b4 e1       	ldi	r27, 0x14	; 20
    100a:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <__umulhisi3>
    100e:	96 95       	lsr	r25
    1010:	87 95       	ror	r24
    1012:	81 bf       	out	0x31, r24	; 49
                    }    
                    else {     
                        if (x >= 1 && x <= 100) {
                            bAutoPWM = 0;
                            SetDisplayIntensity(x);    
                            snprintf(txtInfo, 100, "*L OK Lum=%d", x);
    1014:	5f 93       	push	r21
    1016:	4f 93       	push	r20
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	96 e0       	ldi	r25, 0x06	; 6
    101c:	9f 93       	push	r25
    101e:	8f 93       	push	r24
    1020:	1f 92       	push	r1
    1022:	84 e6       	ldi	r24, 0x64	; 100
    1024:	8f 93       	push	r24
    1026:	82 e8       	ldi	r24, 0x82	; 130
    1028:	97 e0       	ldi	r25, 0x07	; 7
    102a:	9f 93       	push	r25
    102c:	8f 93       	push	r24
    102e:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    1032:	8d b7       	in	r24, 0x3d	; 61
    1034:	9e b7       	in	r25, 0x3e	; 62
    1036:	08 96       	adiw	r24, 0x08	; 8
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	f8 94       	cli
    103c:	9e bf       	out	0x3e, r25	; 62
    103e:	0f be       	out	0x3f, r0	; 63
    1040:	8d bf       	out	0x3d, r24	; 61
    1042:	0c cf       	rjmp	.-488    	; 0xe5c <CommandHandler()+0x1b6>
            SetDisplaySpeed(0);
            ProtoReply("*C OK\n");
            break;

        case 'F':  // Speed Limit for activating Flash 
            x = GetInteger(rxpacketbuf, 2);
    1044:	62 e0       	ldi	r22, 0x02	; 2
    1046:	70 e0       	ldi	r23, 0x00	; 0
    1048:	87 e1       	ldi	r24, 0x17	; 23
    104a:	9a e0       	ldi	r25, 0x0A	; 10
    104c:	0e 94 af 04 	call	0x95e	; 0x95e <GetInteger(char*, int)>
            if (x >= 1 && x <= 99) {
    1050:	ac 01       	movw	r20, r24
    1052:	41 50       	subi	r20, 0x01	; 1
    1054:	51 09       	sbc	r21, r1
    1056:	43 36       	cpi	r20, 0x63	; 99
    1058:	51 05       	cpc	r21, r1
    105a:	08 f0       	brcs	.+2      	; 0x105e <CommandHandler()+0x3b8>
    105c:	3f c0       	rjmp	.+126    	; 0x10dc <CommandHandler()+0x436>
                iShowFlash = x; 
    105e:	90 93 02 01 	sts	0x0102, r25
    1062:	80 93 01 01 	sts	0x0101, r24
                ProtoReply("*F OK SpeedLimitFlash=%d [kmt]\n", x);
    1066:	9f 93       	push	r25
    1068:	8f 93       	push	r24
    106a:	80 e3       	ldi	r24, 0x30	; 48
    106c:	95 e0       	ldi	r25, 0x05	; 5
    106e:	9f 93       	push	r25
    1070:	8f 93       	push	r24
    1072:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    1076:	0f 90       	pop	r0
    1078:	0f 90       	pop	r0
    107a:	0f 90       	pop	r0
    107c:	0f 90       	pop	r0
    107e:	4d ce       	rjmp	.-870    	; 0xd1a <CommandHandler()+0x74>
            }
            break;

        case 'H':
        case 'h':
            ShowHelp();
    1080:	0e 94 d6 04 	call	0x9ac	; 0x9ac <ShowHelp()>
            break;
    1084:	4a ce       	rjmp	.-876    	; 0xd1a <CommandHandler()+0x74>
            ProtoReply("*t Time=%d [1/10sec]\n", x);
            break;

        case 'C':  // Clear Display  
        case 'c':  
            SetDisplaySpeed(0);
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	0e 94 fd 05 	call	0xbfa	; 0xbfa <SetDisplaySpeed(unsigned int)>
            ProtoReply("*C OK\n");
    108e:	89 e2       	ldi	r24, 0x29	; 41
    1090:	95 e0       	ldi	r25, 0x05	; 5
    1092:	9f 93       	push	r25
    1094:	8f 93       	push	r24
    1096:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            break;
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	3d ce       	rjmp	.-902    	; 0xd1a <CommandHandler()+0x74>
            }
            break;

        case 'T':
            if ( strlen(rxpacketbuf) <= 2 ) {        
                ProtoReply("*T ERROR (0->600) %s\n", rxpacketbuf);
    10a0:	87 e1       	ldi	r24, 0x17	; 23
    10a2:	9a e0       	ldi	r25, 0x0A	; 10
    10a4:	9f 93       	push	r25
    10a6:	8f 93       	push	r24
    10a8:	8d e4       	ldi	r24, 0x4D	; 77
    10aa:	96 e0       	ldi	r25, 0x06	; 6
    10ac:	9f 93       	push	r25
    10ae:	8f 93       	push	r24
    10b0:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    10b4:	0f 90       	pop	r0
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
    10bc:	2e ce       	rjmp	.-932    	; 0xd1a <CommandHandler()+0x74>
            if (x > 0 && x < 100) {
                SetDisplaySpeed(x);
                ShowSpeedTimer.Mark(iShowTimeOut * 100);
                ProtoReply("*S OK Speed=%d [kmt]\n", x);
            } else {
                ProtoReply("*S ERROR (1->99) %s\n", rxpacketbuf);
    10be:	87 e1       	ldi	r24, 0x17	; 23
    10c0:	9a e0       	ldi	r25, 0x0A	; 10
    10c2:	9f 93       	push	r25
    10c4:	8f 93       	push	r24
    10c6:	88 e3       	ldi	r24, 0x38	; 56
    10c8:	96 e0       	ldi	r25, 0x06	; 6
    10ca:	9f 93       	push	r25
    10cc:	8f 93       	push	r24
    10ce:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    10d2:	0f 90       	pop	r0
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
    10d8:	0f 90       	pop	r0
    10da:	1f ce       	rjmp	.-962    	; 0xd1a <CommandHandler()+0x74>
            x = GetInteger(rxpacketbuf, 2);
            if (x >= 1 && x <= 99) {
                iShowFlash = x; 
                ProtoReply("*F OK SpeedLimitFlash=%d [kmt]\n", x);
            } else {
                ProtoReply("*F ERROR (1->99) %s\n", rxpacketbuf);
    10dc:	87 e1       	ldi	r24, 0x17	; 23
    10de:	9a e0       	ldi	r25, 0x0A	; 10
    10e0:	9f 93       	push	r25
    10e2:	8f 93       	push	r24
    10e4:	80 e5       	ldi	r24, 0x50	; 80
    10e6:	95 e0       	ldi	r25, 0x05	; 5
    10e8:	9f 93       	push	r25
    10ea:	8f 93       	push	r24
    10ec:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    10f0:	0f 90       	pop	r0
    10f2:	0f 90       	pop	r0
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	10 ce       	rjmp	.-992    	; 0xd1a <CommandHandler()+0x74>
            ShowHelp();
            break;

        case 'L':  // LUM Auto / Manual -> SID88 Light Test  
            if ( strlen(rxpacketbuf) <= 2 ) {        
                snprintf(txtInfo, 100, "*L ERROR (0->100 or A->F) %s", rxpacketbuf);
    10fa:	1f 93       	push	r17
    10fc:	0f 93       	push	r16
    10fe:	85 e6       	ldi	r24, 0x65	; 101
    1100:	95 e0       	ldi	r25, 0x05	; 5
    1102:	9f 93       	push	r25
    1104:	8f 93       	push	r24
    1106:	1f 92       	push	r1
    1108:	84 e6       	ldi	r24, 0x64	; 100
    110a:	8f 93       	push	r24
    110c:	82 e8       	ldi	r24, 0x82	; 130
    110e:	97 e0       	ldi	r25, 0x07	; 7
    1110:	9f 93       	push	r25
    1112:	8f 93       	push	r24
    1114:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    1118:	8d b7       	in	r24, 0x3d	; 61
    111a:	9e b7       	in	r25, 0x3e	; 62
    111c:	08 96       	adiw	r24, 0x08	; 8
    111e:	0f b6       	in	r0, 0x3f	; 63
    1120:	f8 94       	cli
    1122:	9e bf       	out	0x3e, r25	; 62
    1124:	0f be       	out	0x3f, r0	; 63
    1126:	8d bf       	out	0x3d, r24	; 61
    1128:	99 ce       	rjmp	.-718    	; 0xe5c <CommandHandler()+0x1b6>
            break;

        case 'l':  
            x = GetDisplayIntensity();
            if ( bAutoPWM == 1 ) {        
                snprintf(txtInfo, 100, "*l Lum=%d (AutoPWM)", x);
    112a:	1f 92       	push	r1
    112c:	8f 93       	push	r24
    112e:	8d ec       	ldi	r24, 0xCD	; 205
    1130:	94 e0       	ldi	r25, 0x04	; 4
    1132:	9f 93       	push	r25
    1134:	8f 93       	push	r24
    1136:	1f 92       	push	r1
    1138:	84 e6       	ldi	r24, 0x64	; 100
    113a:	8f 93       	push	r24
    113c:	82 e8       	ldi	r24, 0x82	; 130
    113e:	97 e0       	ldi	r25, 0x07	; 7
    1140:	9f 93       	push	r25
    1142:	8f 93       	push	r24
    1144:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    1148:	8d b7       	in	r24, 0x3d	; 61
    114a:	9e b7       	in	r25, 0x3e	; 62
    114c:	08 96       	adiw	r24, 0x08	; 8
    114e:	0f b6       	in	r0, 0x3f	; 63
    1150:	f8 94       	cli
    1152:	9e bf       	out	0x3e, r25	; 62
    1154:	0f be       	out	0x3f, r0	; 63
    1156:	8d bf       	out	0x3d, r24	; 61
    1158:	81 ce       	rjmp	.-766    	; 0xe5c <CommandHandler()+0x1b6>
                snprintf(txtInfo, 100, "*L ERROR (0->100 or A->F) %s", rxpacketbuf);
            }    
            else {     
                x = GetInteger(rxpacketbuf, 2);
                if ( x == -99 ) {        
                    switch (rxpacketbuf[2]) {
    115a:	80 91 19 0a 	lds	r24, 0x0A19
    115e:	83 34       	cpi	r24, 0x43	; 67
    1160:	09 f4       	brne	.+2      	; 0x1164 <__stack+0x65>
    1162:	71 c0       	rjmp	.+226    	; 0x1246 <__stack+0x147>
    1164:	08 f0       	brcs	.+2      	; 0x1168 <__stack+0x69>
    1166:	58 c0       	rjmp	.+176    	; 0x1218 <__stack+0x119>
    1168:	81 34       	cpi	r24, 0x41	; 65
    116a:	09 f4       	brne	.+2      	; 0x116e <__stack+0x6f>
    116c:	b0 c0       	rjmp	.+352    	; 0x12ce <__stack+0x1cf>
    116e:	82 34       	cpi	r24, 0x42	; 66
    1170:	09 f4       	brne	.+2      	; 0x1174 <__stack+0x75>
    1172:	9c c0       	rjmp	.+312    	; 0x12ac <__stack+0x1ad>
                        bAutoPWM = 0;
                        SetDisplayIntensity(100);    
                        snprintf(txtInfo, 100, "*LF OK Lum=100");
                        break;
                    default:
                        snprintf(txtInfo, 100, "*L ERROR (A->F) %s", rxpacketbuf);
    1174:	87 e1       	ldi	r24, 0x17	; 23
    1176:	9a e0       	ldi	r25, 0x0A	; 10
    1178:	9f 93       	push	r25
    117a:	8f 93       	push	r24
    117c:	85 ed       	ldi	r24, 0xD5	; 213
    117e:	95 e0       	ldi	r25, 0x05	; 5
    1180:	9f 93       	push	r25
    1182:	8f 93       	push	r24
    1184:	1f 92       	push	r1
    1186:	84 e6       	ldi	r24, 0x64	; 100
    1188:	8f 93       	push	r24
    118a:	82 e8       	ldi	r24, 0x82	; 130
    118c:	97 e0       	ldi	r25, 0x07	; 7
    118e:	9f 93       	push	r25
    1190:	8f 93       	push	r24
    1192:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    1196:	8d b7       	in	r24, 0x3d	; 61
    1198:	9e b7       	in	r25, 0x3e	; 62
    119a:	08 96       	adiw	r24, 0x08	; 8
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	9e bf       	out	0x3e, r25	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	8d bf       	out	0x3d, r24	; 61
    11a6:	5a ce       	rjmp	.-844    	; 0xe5c <CommandHandler()+0x1b6>
                    }    
                }    
                else {     
                    if ( x == 0 ) {        
                        bAutoPWM = 1;   
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	80 93 00 01 	sts	0x0100, r24
                        x = GetDisplayIntensity();
    11ae:	80 91 5e 07 	lds	r24, 0x075E
                        snprintf(txtInfo, 100, "*L0 OK Lum=%d (AutoPWM)", x);
    11b2:	1f 92       	push	r1
    11b4:	8f 93       	push	r24
    11b6:	88 ee       	ldi	r24, 0xE8	; 232
    11b8:	95 e0       	ldi	r25, 0x05	; 5
    11ba:	9f 93       	push	r25
    11bc:	8f 93       	push	r24
    11be:	1f 92       	push	r1
    11c0:	84 e6       	ldi	r24, 0x64	; 100
    11c2:	8f 93       	push	r24
    11c4:	82 e8       	ldi	r24, 0x82	; 130
    11c6:	97 e0       	ldi	r25, 0x07	; 7
    11c8:	9f 93       	push	r25
    11ca:	8f 93       	push	r24
    11cc:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    11d0:	8d b7       	in	r24, 0x3d	; 61
    11d2:	9e b7       	in	r25, 0x3e	; 62
    11d4:	08 96       	adiw	r24, 0x08	; 8
    11d6:	0f b6       	in	r0, 0x3f	; 63
    11d8:	f8 94       	cli
    11da:	9e bf       	out	0x3e, r25	; 62
    11dc:	0f be       	out	0x3f, r0	; 63
    11de:	8d bf       	out	0x3d, r24	; 61
    11e0:	3d ce       	rjmp	.-902    	; 0xe5c <CommandHandler()+0x1b6>
                        if (x >= 1 && x <= 100) {
                            bAutoPWM = 0;
                            SetDisplayIntensity(x);    
                            snprintf(txtInfo, 100, "*L OK Lum=%d", x);
                        } else {
                            snprintf(txtInfo, 100, "*L ERROR (0->100) %s", rxpacketbuf);
    11e2:	1f 93       	push	r17
    11e4:	0f 93       	push	r16
    11e6:	8d e0       	ldi	r24, 0x0D	; 13
    11e8:	96 e0       	ldi	r25, 0x06	; 6
    11ea:	9f 93       	push	r25
    11ec:	8f 93       	push	r24
    11ee:	1f 92       	push	r1
    11f0:	84 e6       	ldi	r24, 0x64	; 100
    11f2:	8f 93       	push	r24
    11f4:	82 e8       	ldi	r24, 0x82	; 130
    11f6:	97 e0       	ldi	r25, 0x07	; 7
    11f8:	9f 93       	push	r25
    11fa:	8f 93       	push	r24
    11fc:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <snprintf>
    1200:	8d b7       	in	r24, 0x3d	; 61
    1202:	9e b7       	in	r25, 0x3e	; 62
    1204:	08 96       	adiw	r24, 0x08	; 8
    1206:	0f b6       	in	r0, 0x3f	; 63
    1208:	f8 94       	cli
    120a:	9e bf       	out	0x3e, r25	; 62
    120c:	0f be       	out	0x3f, r0	; 63
    120e:	8d bf       	out	0x3d, r24	; 61
    1210:	25 ce       	rjmp	.-950    	; 0xe5c <CommandHandler()+0x1b6>
    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    1212:	84 e0       	ldi	r24, 0x04	; 4
    1214:	81 bf       	out	0x31, r24	; 49
    1216:	fe ce       	rjmp	.-516    	; 0x1014 <CommandHandler()+0x36e>
                snprintf(txtInfo, 100, "*L ERROR (0->100 or A->F) %s", rxpacketbuf);
            }    
            else {     
                x = GetInteger(rxpacketbuf, 2);
                if ( x == -99 ) {        
                    switch (rxpacketbuf[2]) {
    1218:	85 34       	cpi	r24, 0x45	; 69
    121a:	b9 f1       	breq	.+110    	; 0x128a <__stack+0x18b>
    121c:	28 f1       	brcs	.+74     	; 0x1268 <__stack+0x169>
    121e:	86 34       	cpi	r24, 0x46	; 70
    1220:	09 f0       	breq	.+2      	; 0x1224 <__stack+0x125>
    1222:	a8 cf       	rjmp	.-176    	; 0x1174 <__stack+0x75>
                        bAutoPWM = 0;
                        SetDisplayIntensity(100);    
                        snprintf(txtInfo, 100, "*LE OK Lum=100");
                        break;
                    case 'F':  // Set LUM F -> SID88 Light Test
                        bAutoPWM = 0;
    1224:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    1228:	84 e6       	ldi	r24, 0x64	; 100
    122a:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    122e:	8f ef       	ldi	r24, 0xFF	; 255
    1230:	81 bf       	out	0x31, r24	; 49
                        snprintf(txtInfo, 100, "*LE OK Lum=100");
                        break;
                    case 'F':  // Set LUM F -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(100);    
                        snprintf(txtInfo, 100, "*LF OK Lum=100");
    1232:	8f e0       	ldi	r24, 0x0F	; 15
    1234:	e6 ec       	ldi	r30, 0xC6	; 198
    1236:	f5 e0       	ldi	r31, 0x05	; 5
    1238:	a2 e8       	ldi	r26, 0x82	; 130
    123a:	b7 e0       	ldi	r27, 0x07	; 7
    123c:	01 90       	ld	r0, Z+
    123e:	0d 92       	st	X+, r0
    1240:	8a 95       	dec	r24
    1242:	e1 f7       	brne	.-8      	; 0x123c <__stack+0x13d>
                        break;
    1244:	0b ce       	rjmp	.-1002   	; 0xe5c <CommandHandler()+0x1b6>
                        bAutoPWM = 0;
                        SetDisplayIntensity(4);    
                        snprintf(txtInfo, 100, "*LB OK Lum=4");
                        break;
                    case 'C':  // Set LUM C -> SID88 Light Test
                        bAutoPWM = 0;
    1246:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    124a:	86 e0       	ldi	r24, 0x06	; 6
    124c:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    1250:	8f e0       	ldi	r24, 0x0F	; 15
    1252:	81 bf       	out	0x31, r24	; 49
                        snprintf(txtInfo, 100, "*LB OK Lum=4");
                        break;
                    case 'C':  // Set LUM C -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(6);    
                        snprintf(txtInfo, 100, "*LC OK Lum=6");
    1254:	8d e0       	ldi	r24, 0x0D	; 13
    1256:	ec e9       	ldi	r30, 0x9C	; 156
    1258:	f5 e0       	ldi	r31, 0x05	; 5
    125a:	a2 e8       	ldi	r26, 0x82	; 130
    125c:	b7 e0       	ldi	r27, 0x07	; 7
    125e:	01 90       	ld	r0, Z+
    1260:	0d 92       	st	X+, r0
    1262:	8a 95       	dec	r24
    1264:	e1 f7       	brne	.-8      	; 0x125e <__stack+0x15f>
                        break;
    1266:	fa cd       	rjmp	.-1036   	; 0xe5c <CommandHandler()+0x1b6>
                    case 'D':  // Set LUM D -> SID88 Light Test
                        bAutoPWM = 0;
    1268:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    126c:	84 e1       	ldi	r24, 0x14	; 20
    126e:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    1272:	83 e3       	ldi	r24, 0x33	; 51
    1274:	81 bf       	out	0x31, r24	; 49
                        snprintf(txtInfo, 100, "*LC OK Lum=6");
                        break;
                    case 'D':  // Set LUM D -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(20);    
                        snprintf(txtInfo, 100, "*LD OK Lum=20");
    1276:	8e e0       	ldi	r24, 0x0E	; 14
    1278:	e9 ea       	ldi	r30, 0xA9	; 169
    127a:	f5 e0       	ldi	r31, 0x05	; 5
    127c:	a2 e8       	ldi	r26, 0x82	; 130
    127e:	b7 e0       	ldi	r27, 0x07	; 7
    1280:	01 90       	ld	r0, Z+
    1282:	0d 92       	st	X+, r0
    1284:	8a 95       	dec	r24
    1286:	e1 f7       	brne	.-8      	; 0x1280 <__stack+0x181>
                        break;
    1288:	e9 cd       	rjmp	.-1070   	; 0xe5c <CommandHandler()+0x1b6>
                    case 'E':  // Set LUM E -> SID88 Light Test
                        bAutoPWM = 0;
    128a:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    128e:	84 e6       	ldi	r24, 0x64	; 100
    1290:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    1294:	8f ef       	ldi	r24, 0xFF	; 255
    1296:	81 bf       	out	0x31, r24	; 49
                        snprintf(txtInfo, 100, "*LD OK Lum=20");
                        break;
                    case 'E':  // Set LUM E -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(100);    
                        snprintf(txtInfo, 100, "*LE OK Lum=100");
    1298:	8f e0       	ldi	r24, 0x0F	; 15
    129a:	e7 eb       	ldi	r30, 0xB7	; 183
    129c:	f5 e0       	ldi	r31, 0x05	; 5
    129e:	a2 e8       	ldi	r26, 0x82	; 130
    12a0:	b7 e0       	ldi	r27, 0x07	; 7
    12a2:	01 90       	ld	r0, Z+
    12a4:	0d 92       	st	X+, r0
    12a6:	8a 95       	dec	r24
    12a8:	e1 f7       	brne	.-8      	; 0x12a2 <__stack+0x1a3>
                        break;
    12aa:	d8 cd       	rjmp	.-1104   	; 0xe5c <CommandHandler()+0x1b6>
                        bAutoPWM = 0;
                        SetDisplayIntensity(2);    
                        snprintf(txtInfo, 100, "*LA OK Lum=2");
                        break;
                    case 'B':  // Set LUM B -> SID88 Light Test
                        bAutoPWM = 0;
    12ac:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    12b0:	84 e0       	ldi	r24, 0x04	; 4
    12b2:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    12b6:	8a e0       	ldi	r24, 0x0A	; 10
    12b8:	81 bf       	out	0x31, r24	; 49
                        snprintf(txtInfo, 100, "*LA OK Lum=2");
                        break;
                    case 'B':  // Set LUM B -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(4);    
                        snprintf(txtInfo, 100, "*LB OK Lum=4");
    12ba:	8d e0       	ldi	r24, 0x0D	; 13
    12bc:	ef e8       	ldi	r30, 0x8F	; 143
    12be:	f5 e0       	ldi	r31, 0x05	; 5
    12c0:	a2 e8       	ldi	r26, 0x82	; 130
    12c2:	b7 e0       	ldi	r27, 0x07	; 7
    12c4:	01 90       	ld	r0, Z+
    12c6:	0d 92       	st	X+, r0
    12c8:	8a 95       	dec	r24
    12ca:	e1 f7       	brne	.-8      	; 0x12c4 <__stack+0x1c5>
                        break;
    12cc:	c7 cd       	rjmp	.-1138   	; 0xe5c <CommandHandler()+0x1b6>
            else {     
                x = GetInteger(rxpacketbuf, 2);
                if ( x == -99 ) {        
                    switch (rxpacketbuf[2]) {
                    case 'A':  // Set LUM A -> SID88 Light Test
                        bAutoPWM = 0;
    12ce:	10 92 00 01 	sts	0x0100, r1
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    12d2:	82 e0       	ldi	r24, 0x02	; 2
    12d4:	80 93 5e 07 	sts	0x075E, r24
    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    12d8:	84 e0       	ldi	r24, 0x04	; 4
    12da:	81 bf       	out	0x31, r24	; 49
                if ( x == -99 ) {        
                    switch (rxpacketbuf[2]) {
                    case 'A':  // Set LUM A -> SID88 Light Test
                        bAutoPWM = 0;
                        SetDisplayIntensity(2);    
                        snprintf(txtInfo, 100, "*LA OK Lum=2");
    12dc:	8d e0       	ldi	r24, 0x0D	; 13
    12de:	e2 e8       	ldi	r30, 0x82	; 130
    12e0:	f5 e0       	ldi	r31, 0x05	; 5
    12e2:	a2 e8       	ldi	r26, 0x82	; 130
    12e4:	b7 e0       	ldi	r27, 0x07	; 7
    12e6:	01 90       	ld	r0, Z+
    12e8:	0d 92       	st	X+, r0
    12ea:	8a 95       	dec	r24
    12ec:	e1 f7       	brne	.-8      	; 0x12e6 <__stack+0x1e7>
                        break;
    12ee:	b6 cd       	rjmp	.-1172   	; 0xe5c <CommandHandler()+0x1b6>

000012f0 <getLux(unsigned char)>:



//*************************************************************************
//*** Get LUX til Lum Handler
float getLux(uchar sensornumber) {
    12f0:	0f 93       	push	r16
    12f2:	1f 93       	push	r17
    12f4:	cf 93       	push	r28
    12f6:	df 93       	push	r29
    //returns the amount of light on the sign (in lux)
    float a, b, c, d;
    float meanfreq = 0;

    if (sensornumber == 0) {
    12f8:	88 23       	and	r24, r24
    12fa:	09 f4       	brne	.+2      	; 0x12fe <getLux(unsigned char)+0xe>
    12fc:	cf c0       	rjmp	.+414    	; 0x149c <getLux(unsigned char)+0x1ac>
        b = a * (float)LFC_FDIV_0;                                                                //real frequency
        c = b * LFC_FACTOR_0;
        d = c * ((100.0 + LFC_TFP_0) / 100.0);
        return (d);
    }
    if (sensornumber == 1) {
    12fe:	81 30       	cpi	r24, 0x01	; 1
    1300:	49 f0       	breq	.+18     	; 0x1314 <getLux(unsigned char)+0x24>
        c = b * LFC_FACTOR_1;
        d = c * ((100.0 + LFC_TFP_1) / 100.0);
        return (d);
    }

    return 0;
    1302:	60 e0       	ldi	r22, 0x00	; 0
    1304:	70 e0       	ldi	r23, 0x00	; 0
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	90 e0       	ldi	r25, 0x00	; 0
}
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	1f 91       	pop	r17
    1310:	0f 91       	pop	r16
    1312:	08 95       	ret
        c = b * LFC_FACTOR_0;
        d = c * ((100.0 + LFC_TFP_0) / 100.0);
        return (d);
    }
    if (sensornumber == 1) {
        meanfreq += fregister1[0];
    1314:	60 91 e8 07 	lds	r22, 0x07E8
    1318:	70 91 e9 07 	lds	r23, 0x07E9
    131c:	80 e0       	ldi	r24, 0x00	; 0
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1324:	20 e0       	ldi	r18, 0x00	; 0
    1326:	30 e0       	ldi	r19, 0x00	; 0
    1328:	a9 01       	movw	r20, r18
    132a:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    132e:	8b 01       	movw	r16, r22
    1330:	d8 2f       	mov	r29, r24
    1332:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[1];
    1334:	60 91 ea 07 	lds	r22, 0x07EA
    1338:	70 91 eb 07 	lds	r23, 0x07EB
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1344:	fe 01       	movw	r30, r28
    1346:	20 2f       	mov	r18, r16
    1348:	31 2f       	mov	r19, r17
    134a:	4f 2f       	mov	r20, r31
    134c:	5e 2f       	mov	r21, r30
    134e:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    1352:	8b 01       	movw	r16, r22
    1354:	d8 2f       	mov	r29, r24
    1356:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[2];
    1358:	60 91 ec 07 	lds	r22, 0x07EC
    135c:	70 91 ed 07 	lds	r23, 0x07ED
    1360:	80 e0       	ldi	r24, 0x00	; 0
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1368:	fe 01       	movw	r30, r28
    136a:	20 2f       	mov	r18, r16
    136c:	31 2f       	mov	r19, r17
    136e:	4f 2f       	mov	r20, r31
    1370:	5e 2f       	mov	r21, r30
    1372:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    1376:	8b 01       	movw	r16, r22
    1378:	d8 2f       	mov	r29, r24
    137a:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[3];
    137c:	60 91 ee 07 	lds	r22, 0x07EE
    1380:	70 91 ef 07 	lds	r23, 0x07EF
    1384:	80 e0       	ldi	r24, 0x00	; 0
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    138c:	fe 01       	movw	r30, r28
    138e:	20 2f       	mov	r18, r16
    1390:	31 2f       	mov	r19, r17
    1392:	4f 2f       	mov	r20, r31
    1394:	5e 2f       	mov	r21, r30
    1396:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    139a:	8b 01       	movw	r16, r22
    139c:	d8 2f       	mov	r29, r24
    139e:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[4];
    13a0:	60 91 f0 07 	lds	r22, 0x07F0
    13a4:	70 91 f1 07 	lds	r23, 0x07F1
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    13b0:	fe 01       	movw	r30, r28
    13b2:	20 2f       	mov	r18, r16
    13b4:	31 2f       	mov	r19, r17
    13b6:	4f 2f       	mov	r20, r31
    13b8:	5e 2f       	mov	r21, r30
    13ba:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    13be:	8b 01       	movw	r16, r22
    13c0:	d8 2f       	mov	r29, r24
    13c2:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[5];
    13c4:	60 91 f2 07 	lds	r22, 0x07F2
    13c8:	70 91 f3 07 	lds	r23, 0x07F3
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    13d4:	fe 01       	movw	r30, r28
    13d6:	20 2f       	mov	r18, r16
    13d8:	31 2f       	mov	r19, r17
    13da:	4f 2f       	mov	r20, r31
    13dc:	5e 2f       	mov	r21, r30
    13de:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    13e2:	8b 01       	movw	r16, r22
    13e4:	d8 2f       	mov	r29, r24
    13e6:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[6];
    13e8:	60 91 f4 07 	lds	r22, 0x07F4
    13ec:	70 91 f5 07 	lds	r23, 0x07F5
    13f0:	80 e0       	ldi	r24, 0x00	; 0
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    13f8:	fe 01       	movw	r30, r28
    13fa:	20 2f       	mov	r18, r16
    13fc:	31 2f       	mov	r19, r17
    13fe:	4f 2f       	mov	r20, r31
    1400:	5e 2f       	mov	r21, r30
    1402:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    1406:	8b 01       	movw	r16, r22
    1408:	d8 2f       	mov	r29, r24
    140a:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[7];
    140c:	60 91 f6 07 	lds	r22, 0x07F6
    1410:	70 91 f7 07 	lds	r23, 0x07F7
    1414:	80 e0       	ldi	r24, 0x00	; 0
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    141c:	fe 01       	movw	r30, r28
    141e:	20 2f       	mov	r18, r16
    1420:	31 2f       	mov	r19, r17
    1422:	4f 2f       	mov	r20, r31
    1424:	5e 2f       	mov	r21, r30
    1426:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    142a:	8b 01       	movw	r16, r22
    142c:	d8 2f       	mov	r29, r24
    142e:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[8];
    1430:	60 91 f8 07 	lds	r22, 0x07F8
    1434:	70 91 f9 07 	lds	r23, 0x07F9
    1438:	80 e0       	ldi	r24, 0x00	; 0
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1440:	fe 01       	movw	r30, r28
    1442:	20 2f       	mov	r18, r16
    1444:	31 2f       	mov	r19, r17
    1446:	4f 2f       	mov	r20, r31
    1448:	5e 2f       	mov	r21, r30
    144a:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    144e:	8b 01       	movw	r16, r22
    1450:	d8 2f       	mov	r29, r24
    1452:	c9 2f       	mov	r28, r25
        meanfreq += fregister1[9];
    1454:	60 91 fa 07 	lds	r22, 0x07FA
    1458:	70 91 fb 07 	lds	r23, 0x07FB
    145c:	80 e0       	ldi	r24, 0x00	; 0
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1464:	fe 01       	movw	r30, r28
    1466:	20 2f       	mov	r18, r16
    1468:	31 2f       	mov	r19, r17
    146a:	4f 2f       	mov	r20, r31
    146c:	5c 2f       	mov	r21, r28
    146e:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
        // now we have the sum of ten tenth of a second = real frequency
        a = meanfreq;
        b = a * (float)LFC_FDIV_1;                                                            //real frequency
    1472:	9b 01       	movw	r18, r22
    1474:	ac 01       	movw	r20, r24
    1476:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
        c = b * LFC_FACTOR_1;
    147a:	27 ed       	ldi	r18, 0xD7	; 215
    147c:	33 ea       	ldi	r19, 0xA3	; 163
    147e:	40 e3       	ldi	r20, 0x30	; 48
    1480:	5f e3       	ldi	r21, 0x3F	; 63
    1482:	0e 94 47 14 	call	0x288e	; 0x288e <__mulsf3>
        d = c * ((100.0 + LFC_TFP_1) / 100.0);
    1486:	21 ee       	ldi	r18, 0xE1	; 225
    1488:	3a e7       	ldi	r19, 0x7A	; 122
    148a:	44 ed       	ldi	r20, 0xD4	; 212
    148c:	5f e3       	ldi	r21, 0x3F	; 63
    148e:	0e 94 47 14 	call	0x288e	; 0x288e <__mulsf3>
        return (d);
    }

    return 0;
}
    1492:	df 91       	pop	r29
    1494:	cf 91       	pop	r28
    1496:	1f 91       	pop	r17
    1498:	0f 91       	pop	r16
    149a:	08 95       	ret
    //returns the amount of light on the sign (in lux)
    float a, b, c, d;
    float meanfreq = 0;

    if (sensornumber == 0) {
        meanfreq += fregister0[0];
    149c:	60 91 fe 07 	lds	r22, 0x07FE
    14a0:	70 91 ff 07 	lds	r23, 0x07FF
    14a4:	80 e0       	ldi	r24, 0x00	; 0
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    14ac:	20 e0       	ldi	r18, 0x00	; 0
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	a9 01       	movw	r20, r18
    14b2:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    14b6:	8b 01       	movw	r16, r22
    14b8:	d8 2f       	mov	r29, r24
    14ba:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[1];
    14bc:	60 91 00 08 	lds	r22, 0x0800
    14c0:	70 91 01 08 	lds	r23, 0x0801
    14c4:	80 e0       	ldi	r24, 0x00	; 0
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    14cc:	fe 01       	movw	r30, r28
    14ce:	20 2f       	mov	r18, r16
    14d0:	31 2f       	mov	r19, r17
    14d2:	4f 2f       	mov	r20, r31
    14d4:	5e 2f       	mov	r21, r30
    14d6:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    14da:	8b 01       	movw	r16, r22
    14dc:	d8 2f       	mov	r29, r24
    14de:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[2];
    14e0:	60 91 02 08 	lds	r22, 0x0802
    14e4:	70 91 03 08 	lds	r23, 0x0803
    14e8:	80 e0       	ldi	r24, 0x00	; 0
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    14f0:	fe 01       	movw	r30, r28
    14f2:	20 2f       	mov	r18, r16
    14f4:	31 2f       	mov	r19, r17
    14f6:	4f 2f       	mov	r20, r31
    14f8:	5e 2f       	mov	r21, r30
    14fa:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    14fe:	8b 01       	movw	r16, r22
    1500:	d8 2f       	mov	r29, r24
    1502:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[3];
    1504:	60 91 04 08 	lds	r22, 0x0804
    1508:	70 91 05 08 	lds	r23, 0x0805
    150c:	80 e0       	ldi	r24, 0x00	; 0
    150e:	90 e0       	ldi	r25, 0x00	; 0
    1510:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1514:	fe 01       	movw	r30, r28
    1516:	20 2f       	mov	r18, r16
    1518:	31 2f       	mov	r19, r17
    151a:	4f 2f       	mov	r20, r31
    151c:	5e 2f       	mov	r21, r30
    151e:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    1522:	8b 01       	movw	r16, r22
    1524:	d8 2f       	mov	r29, r24
    1526:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[4];
    1528:	60 91 06 08 	lds	r22, 0x0806
    152c:	70 91 07 08 	lds	r23, 0x0807
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1538:	fe 01       	movw	r30, r28
    153a:	20 2f       	mov	r18, r16
    153c:	31 2f       	mov	r19, r17
    153e:	4f 2f       	mov	r20, r31
    1540:	5e 2f       	mov	r21, r30
    1542:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    1546:	8b 01       	movw	r16, r22
    1548:	d8 2f       	mov	r29, r24
    154a:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[5];
    154c:	60 91 08 08 	lds	r22, 0x0808
    1550:	70 91 09 08 	lds	r23, 0x0809
    1554:	80 e0       	ldi	r24, 0x00	; 0
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    155c:	fe 01       	movw	r30, r28
    155e:	20 2f       	mov	r18, r16
    1560:	31 2f       	mov	r19, r17
    1562:	4f 2f       	mov	r20, r31
    1564:	5e 2f       	mov	r21, r30
    1566:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    156a:	8b 01       	movw	r16, r22
    156c:	d8 2f       	mov	r29, r24
    156e:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[6];
    1570:	60 91 0a 08 	lds	r22, 0x080A
    1574:	70 91 0b 08 	lds	r23, 0x080B
    1578:	80 e0       	ldi	r24, 0x00	; 0
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1580:	fe 01       	movw	r30, r28
    1582:	20 2f       	mov	r18, r16
    1584:	31 2f       	mov	r19, r17
    1586:	4f 2f       	mov	r20, r31
    1588:	5e 2f       	mov	r21, r30
    158a:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    158e:	8b 01       	movw	r16, r22
    1590:	d8 2f       	mov	r29, r24
    1592:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[7];
    1594:	60 91 0c 08 	lds	r22, 0x080C
    1598:	70 91 0d 08 	lds	r23, 0x080D
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    15a4:	fe 01       	movw	r30, r28
    15a6:	20 2f       	mov	r18, r16
    15a8:	31 2f       	mov	r19, r17
    15aa:	4f 2f       	mov	r20, r31
    15ac:	5e 2f       	mov	r21, r30
    15ae:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    15b2:	8b 01       	movw	r16, r22
    15b4:	d8 2f       	mov	r29, r24
    15b6:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[8];
    15b8:	60 91 0e 08 	lds	r22, 0x080E
    15bc:	70 91 0f 08 	lds	r23, 0x080F
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    15c8:	fe 01       	movw	r30, r28
    15ca:	20 2f       	mov	r18, r16
    15cc:	31 2f       	mov	r19, r17
    15ce:	4f 2f       	mov	r20, r31
    15d0:	5e 2f       	mov	r21, r30
    15d2:	0e 94 95 12 	call	0x252a	; 0x252a <__addsf3>
    15d6:	8b 01       	movw	r16, r22
    15d8:	d8 2f       	mov	r29, r24
    15da:	c9 2f       	mov	r28, r25
        meanfreq += fregister0[9];
    15dc:	60 91 10 08 	lds	r22, 0x0810
    15e0:	70 91 11 08 	lds	r23, 0x0811
    15e4:	3b cf       	rjmp	.-394    	; 0x145c <getLux(unsigned char)+0x16c>

000015e6 <LumHandler(bool)>:
//*************************************************************************
//*** Luminance Handler
//*** Overordnet handler.
//*** Hndterer luminansregulering. Srger for automatisk regulering hvis dette ikke er disabled. Justerer PWM til manuelt valgt niveau hvis manuel justering er valgt.
// pwmregulate(YES);
void LumHandler(bool maxchangeon)	{
    15e6:	4f 92       	push	r4
    15e8:	5f 92       	push	r5
    15ea:	6f 92       	push	r6
    15ec:	7f 92       	push	r7
    15ee:	8f 92       	push	r8
    15f0:	9f 92       	push	r9
    15f2:	af 92       	push	r10
    15f4:	bf 92       	push	r11
    15f6:	0f 93       	push	r16
    15f8:	1f 93       	push	r17
    15fa:	cf 93       	push	r28
    15fc:	df 93       	push	r29
    float temp;
    //static uchar i;
    //int min, max;
    //char str[50];

    if (bAutoPWM == 0) {                              //manual mode- nogen tror bare de er bedre...
    15fe:	80 91 00 01 	lds	r24, 0x0100
    1602:	81 11       	cpse	r24, r1
    1604:	37 c0       	rjmp	.+110    	; 0x1674 <LumHandler(bool)+0x8e>
        SetDisplayIntensity(PWMmanfactor);
    1606:	20 91 0b 01 	lds	r18, 0x010B
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    160a:	20 93 5e 07 	sts	0x075E, r18

    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
    160e:	22 30       	cpi	r18, 0x02	; 2
    1610:	09 f4       	brne	.+2      	; 0x1614 <LumHandler(bool)+0x2e>
    1612:	f1 c0       	rjmp	.+482    	; 0x17f6 <LumHandler(bool)+0x210>
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    1614:	8f ef       	ldi	r24, 0xFF	; 255
    1616:	28 9f       	mul	r18, r24
    1618:	90 01       	movw	r18, r0
    161a:	11 24       	eor	r1, r1
    161c:	36 95       	lsr	r19
    161e:	27 95       	ror	r18
    1620:	36 95       	lsr	r19
    1622:	27 95       	ror	r18
    1624:	ab e7       	ldi	r26, 0x7B	; 123
    1626:	b4 e1       	ldi	r27, 0x14	; 20
    1628:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <__umulhisi3>
    162c:	96 95       	lsr	r25
    162e:	87 95       	ror	r24
    1630:	81 bf       	out	0x31, r24	; 49
    //int min, max;
    //char str[50];

    if (bAutoPWM == 0) {                              //manual mode- nogen tror bare de er bedre...
        SetDisplayIntensity(PWMmanfactor);
        ProtoReply("LumHandler (MANUAL):  PWMAVALUE:%d PWMBVALUE:%d\0", (int)PWMmanfactor, (int)PWMmanfactor);
    1632:	80 91 0b 01 	lds	r24, 0x010B
    1636:	90 91 0c 01 	lds	r25, 0x010C
    163a:	9f 93       	push	r25
    163c:	8f 93       	push	r24
    163e:	9f 93       	push	r25
    1640:	8f 93       	push	r24
    1642:	8e e0       	ldi	r24, 0x0E	; 14
    1644:	91 e0       	ldi	r25, 0x01	; 1
    1646:	9f 93       	push	r25
    1648:	8f 93       	push	r24
    164a:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
        return;
    164e:	0f 90       	pop	r0
    1650:	0f 90       	pop	r0
    1652:	0f 90       	pop	r0
    1654:	0f 90       	pop	r0
    1656:	0f 90       	pop	r0
    1658:	0f 90       	pop	r0
    SetDisplayIntensity(temp);
    
    LUX_VALUE = (uint)lux;

    ProtoReply("LumHandler: LUX=%u PWM=%d\n", LUX_VALUE, (int)GetDisplayIntensity());
}
    165a:	df 91       	pop	r29
    165c:	cf 91       	pop	r28
    165e:	1f 91       	pop	r17
    1660:	0f 91       	pop	r16
    1662:	bf 90       	pop	r11
    1664:	af 90       	pop	r10
    1666:	9f 90       	pop	r9
    1668:	8f 90       	pop	r8
    166a:	7f 90       	pop	r7
    166c:	6f 90       	pop	r6
    166e:	5f 90       	pop	r5
    1670:	4f 90       	pop	r4
    1672:	08 95       	ret
        SetDisplayIntensity(PWMmanfactor);
        ProtoReply("LumHandler (MANUAL):  PWMAVALUE:%d PWMBVALUE:%d\0", (int)PWMmanfactor, (int)PWMmanfactor);
        return;
    } // endif

    lux  = getLux(0);                               //retrieve the amount of light on the sign prom primary sensor
    1674:	80 e0       	ldi	r24, 0x00	; 0
    1676:	0e 94 78 09 	call	0x12f0	; 0x12f0 <getLux(unsigned char)>
    167a:	4b 01       	movw	r8, r22
    167c:	5c 01       	movw	r10, r24
//    if(lux1>lux) lux = lux1;						//choose the highest value
//#endif

    //formula is: pwm_factor =  LUM_SIGN_MAX / ((b*lx^a)*(100+LUM_TFP/100.0)) * PWMPERIODS;
    //                                       "cd/m2" * "filterfactor"
    a = LUM_ILLUM_B * (pow(lux, LUM_ILLUM_A));
    167e:	28 e3       	ldi	r18, 0x38	; 56
    1680:	3e eb       	ldi	r19, 0xBE	; 190
    1682:	46 ef       	ldi	r20, 0xF6	; 246
    1684:	5e e3       	ldi	r21, 0x3E	; 62
    1686:	0e 94 aa 14 	call	0x2954	; 0x2954 <pow>
    168a:	2d e5       	ldi	r18, 0x5D	; 93
    168c:	3d ec       	ldi	r19, 0xCD	; 205
    168e:	45 ec       	ldi	r20, 0xC5	; 197
    1690:	52 e4       	ldi	r21, 0x42	; 66
    1692:	0e 94 47 14 	call	0x288e	; 0x288e <__mulsf3>
    b = (100.0 + LUM_TFP) / 100.0;
    c = a * b;                        //now c = cd/m2
    1696:	26 e6       	ldi	r18, 0x66	; 102
    1698:	36 e6       	ldi	r19, 0x66	; 102
    169a:	46 ec       	ldi	r20, 0xC6	; 198
    169c:	5f e3       	ldi	r21, 0x3F	; 63
    169e:	0e 94 47 14 	call	0x288e	; 0x288e <__mulsf3>
    16a2:	8b 01       	movw	r16, r22
    16a4:	d8 2f       	mov	r29, r24
    16a6:	c9 2f       	mov	r28, r25
    if (c < LUM_SIGN_MIN) {
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	30 e0       	ldi	r19, 0x00	; 0
    16ac:	46 e9       	ldi	r20, 0x96	; 150
    16ae:	53 e4       	ldi	r21, 0x43	; 67
    16b0:	fe 01       	movw	r30, r28
    16b2:	71 2f       	mov	r23, r17
    16b4:	8f 2f       	mov	r24, r31
    16b6:	9e 2f       	mov	r25, r30
    16b8:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__cmpsf2>
    16bc:	87 fd       	sbrc	r24, 7
    16be:	76 c0       	rjmp	.+236    	; 0x17ac <LumHandler(bool)+0x1c6>
        c = LUM_SIGN_MIN;               //make sure allways a little on
    }

    d = c / LUM_SIGN_MAX;                   //get the factor
    16c0:	20 e0       	ldi	r18, 0x00	; 0
    16c2:	30 e4       	ldi	r19, 0x40	; 64
    16c4:	4c e1       	ldi	r20, 0x1C	; 28
    16c6:	57 e4       	ldi	r21, 0x47	; 71
    16c8:	fe 01       	movw	r30, r28
    16ca:	60 2f       	mov	r22, r16
    16cc:	71 2f       	mov	r23, r17
    16ce:	8f 2f       	mov	r24, r31
    16d0:	9e 2f       	mov	r25, r30
    16d2:	0e 94 fd 12 	call	0x25fa	; 0x25fa <__divsf3>
    temp = d * PWMPERIODS;                  //how many periods out of total PWMPERIODS
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	4f e7       	ldi	r20, 0x7F	; 127
    16dc:	53 e4       	ldi	r21, 0x43	; 67
    16de:	0e 94 47 14 	call	0x288e	; 0x288e <__mulsf3>
    16e2:	8b 01       	movw	r16, r22
    16e4:	d8 2f       	mov	r29, r24
    16e6:	c9 2f       	mov	r28, r25
    if (temp > PWMPERIODS) {
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	4f e7       	ldi	r20, 0x7F	; 127
    16ee:	53 e4       	ldi	r21, 0x43	; 67
    16f0:	fe 01       	movw	r30, r28
    16f2:	71 2f       	mov	r23, r17
    16f4:	8f 2f       	mov	r24, r31
    16f6:	9e 2f       	mov	r25, r30
    16f8:	0e 94 43 14 	call	0x2886	; 0x2886 <__gesf2>
    16fc:	18 16       	cp	r1, r24
    16fe:	24 f4       	brge	.+8      	; 0x1708 <LumHandler(bool)+0x122>
        temp = PWMPERIODS;          //make sure no overflow
    1700:	00 e0       	ldi	r16, 0x00	; 0
    1702:	10 e0       	ldi	r17, 0x00	; 0
    1704:	df e7       	ldi	r29, 0x7F	; 127
    1706:	c3 e4       	ldi	r28, 0x43	; 67
    }

    if (PWMfactormin > temp) temp = PWMfactormin;     //make sure we use the programmed minimum
    1708:	60 91 09 01 	lds	r22, 0x0109
    170c:	70 91 0a 01 	lds	r23, 0x010A
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    1718:	2b 01       	movw	r4, r22
    171a:	3c 01       	movw	r6, r24
    171c:	76 2f       	mov	r23, r22
    171e:	27 2f       	mov	r18, r23
    1720:	35 2d       	mov	r19, r5
    1722:	46 2d       	mov	r20, r6
    1724:	57 2d       	mov	r21, r7
    1726:	fe 01       	movw	r30, r28
    1728:	60 2f       	mov	r22, r16
    172a:	71 2f       	mov	r23, r17
    172c:	8f 2f       	mov	r24, r31
    172e:	9c 2f       	mov	r25, r28
    1730:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__cmpsf2>
    1734:	87 fd       	sbrc	r24, 7
    1736:	03 c0       	rjmp	.+6      	; 0x173e <LumHandler(bool)+0x158>
    1738:	28 01       	movw	r4, r16
    173a:	6d 2e       	mov	r6, r29
    173c:	7c 2e       	mov	r7, r28
    if (PWMfactormax < temp) temp = PWMfactormax;     //make sure we use the programmed maximum
    173e:	60 91 07 01 	lds	r22, 0x0107
    1742:	70 91 08 01 	lds	r23, 0x0108
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	0e 94 91 13 	call	0x2722	; 0x2722 <__floatunsisf>
    174e:	8b 01       	movw	r16, r22
    1750:	d8 2f       	mov	r29, r24
    1752:	c9 2f       	mov	r28, r25
    1754:	76 2f       	mov	r23, r22
    1756:	ce 01       	movw	r24, r28
    1758:	27 2f       	mov	r18, r23
    175a:	31 2f       	mov	r19, r17
    175c:	49 2f       	mov	r20, r25
    175e:	58 2f       	mov	r21, r24
    1760:	64 2d       	mov	r22, r4
    1762:	75 2d       	mov	r23, r5
    1764:	86 2d       	mov	r24, r6
    1766:	97 2d       	mov	r25, r7
    1768:	0e 94 43 14 	call	0x2886	; 0x2886 <__gesf2>
    176c:	18 16       	cp	r1, r24
    176e:	1c f0       	brlt	.+6      	; 0x1776 <LumHandler(bool)+0x190>
    1770:	82 01       	movw	r16, r4
    1772:	d6 2d       	mov	r29, r6
    1774:	c7 2d       	mov	r28, r7

    // Another hack 
    if (temp < 7) {
    1776:	20 e0       	ldi	r18, 0x00	; 0
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	40 ee       	ldi	r20, 0xE0	; 224
    177c:	50 e4       	ldi	r21, 0x40	; 64
    177e:	fe 01       	movw	r30, r28
    1780:	60 2f       	mov	r22, r16
    1782:	71 2f       	mov	r23, r17
    1784:	8f 2f       	mov	r24, r31
    1786:	9c 2f       	mov	r25, r28
    1788:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__cmpsf2>
    178c:	87 fd       	sbrc	r24, 7
    178e:	13 c0       	rjmp	.+38     	; 0x17b6 <LumHandler(bool)+0x1d0>
        temp = 7;
    } // endif
    SetDisplayIntensity(temp);
    1790:	9e 01       	movw	r18, r28
    1792:	60 2f       	mov	r22, r16
    1794:	71 2f       	mov	r23, r17
    1796:	83 2f       	mov	r24, r19
    1798:	9c 2f       	mov	r25, r28
    179a:	0e 94 65 13 	call	0x26ca	; 0x26ca <__fixunssfsi>
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    179e:	60 93 5e 07 	sts	0x075E, r22

    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
    17a2:	62 30       	cpi	r22, 0x02	; 2
    17a4:	59 f5       	brne	.+86     	; 0x17fc <LumHandler(bool)+0x216>
        OCR0 = 4;
    17a6:	84 e0       	ldi	r24, 0x04	; 4
    17a8:	81 bf       	out	0x31, r24	; 49
    17aa:	0a c0       	rjmp	.+20     	; 0x17c0 <LumHandler(bool)+0x1da>
    if (c < LUM_SIGN_MIN) {
        c = LUM_SIGN_MIN;               //make sure allways a little on
    }

    d = c / LUM_SIGN_MAX;                   //get the factor
    temp = d * PWMPERIODS;                  //how many periods out of total PWMPERIODS
    17ac:	0c ec       	ldi	r16, 0xCC	; 204
    17ae:	1c ec       	ldi	r17, 0xCC	; 204
    17b0:	d4 ef       	ldi	r29, 0xF4	; 244
    17b2:	cf e3       	ldi	r28, 0x3F	; 63
    17b4:	a9 cf       	rjmp	.-174    	; 0x1708 <LumHandler(bool)+0x122>
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    17b6:	87 e0       	ldi	r24, 0x07	; 7
    17b8:	80 93 5e 07 	sts	0x075E, r24
    17bc:	81 e1       	ldi	r24, 0x11	; 17
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    17be:	81 bf       	out	0x31, r24	; 49
    if (temp < 7) {
        temp = 7;
    } // endif
    SetDisplayIntensity(temp);
    
    LUX_VALUE = (uint)lux;
    17c0:	c5 01       	movw	r24, r10
    17c2:	b4 01       	movw	r22, r8
    17c4:	0e 94 65 13 	call	0x26ca	; 0x26ca <__fixunssfsi>
    17c8:	60 93 14 08 	sts	0x0814, r22
    17cc:	70 93 15 08 	sts	0x0815, r23

    ProtoReply("LumHandler: LUX=%u PWM=%d\n", LUX_VALUE, (int)GetDisplayIntensity());
    17d0:	80 91 5e 07 	lds	r24, 0x075E
    17d4:	1f 92       	push	r1
    17d6:	8f 93       	push	r24
    17d8:	7f 93       	push	r23
    17da:	6f 93       	push	r22
    17dc:	81 eb       	ldi	r24, 0xB1	; 177
    17de:	96 e0       	ldi	r25, 0x06	; 6
    17e0:	9f 93       	push	r25
    17e2:	8f 93       	push	r24
    17e4:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    17e8:	0f 90       	pop	r0
    17ea:	0f 90       	pop	r0
    17ec:	0f 90       	pop	r0
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	32 cf       	rjmp	.-412    	; 0x165a <LumHandler(bool)+0x74>
    FIXME(1a); 
    // In the original code intensity was a number 0-80 -> Changed to 0-100! 
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    17f6:	84 e0       	ldi	r24, 0x04	; 4
    17f8:	81 bf       	out	0x31, r24	; 49
    17fa:	1b cf       	rjmp	.-458    	; 0x1632 <LumHandler(bool)+0x4c>
    17fc:	8f ef       	ldi	r24, 0xFF	; 255
    17fe:	68 9f       	mul	r22, r24
    1800:	90 01       	movw	r18, r0
    1802:	11 24       	eor	r1, r1
    1804:	36 95       	lsr	r19
    1806:	27 95       	ror	r18
    1808:	36 95       	lsr	r19
    180a:	27 95       	ror	r18
    180c:	ab e7       	ldi	r26, 0x7B	; 123
    180e:	b4 e1       	ldi	r27, 0x14	; 20
    1810:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <__umulhisi3>
    1814:	96 95       	lsr	r25
    1816:	87 95       	ror	r24
    1818:	d2 cf       	rjmp	.-92     	; 0x17be <LumHandler(bool)+0x1d8>

0000181a <Uart<1, 115200ul, 128, 256, 0ul>::Uart()>:
        Init();
    }

    static void Init(void)
    {
        RxError = 0;
    181a:	10 92 5d 07 	sts	0x075D, r1
        m_Busy  = false;
    181e:	10 92 5c 07 	sts	0x075C, r1
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    1822:	8f b7       	in	r24, 0x3f	; 63
    1824:	f8 94       	cli
    };

void Flush(void) 
    {
        GeneralProtectType dum;
        Head = Tail = 0;  // initialize queue 
    1826:	10 92 2b 08 	sts	0x082B, r1
    182a:	10 92 2a 08 	sts	0x082A, r1
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
    182e:	8f bf       	out	0x3f, r24	; 63
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    1830:	8f b7       	in	r24, 0x3f	; 63
    1832:	f8 94       	cli
    };

void Flush(void) 
    {
        GeneralProtectType dum;
        Head = Tail = 0;  // initialize queue 
    1834:	10 92 af 08 	sts	0x08AF, r1
    1838:	10 92 ae 08 	sts	0x08AE, r1
    183c:	10 92 ad 08 	sts	0x08AD, r1
    1840:	10 92 ac 08 	sts	0x08AC, r1
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
    1844:	8f bf       	out	0x3f, r24	; 63
            } else {
                UBRR1H = (unsigned char)(TEST_UBRR0>>8);
                UBRR1L = (unsigned char) TEST_UBRR0;
            } // endif
        #else
            UBRR1H = (unsigned char)(TEST_UBRR0>>8);
    1846:	10 92 98 00 	sts	0x0098, r1
            UBRR1L = (unsigned char) TEST_UBRR0;
    184a:	85 e0       	ldi	r24, 0x05	; 5
    184c:	80 93 99 00 	sts	0x0099, r24
        #else
            LocalX2(Int2Type<(((unsigned long)ERR_BAUD1*(unsigned long)ERR_BAUD1) < ((unsigned long)ERR_BAUD0*(unsigned long)ERR_BAUD0)) ? 1 : 0 >());
        #endif

        // Set frame format: asynchronous, 8data, no parity, 1stop bit
        UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);
    1850:	86 e0       	ldi	r24, 0x06	; 6
    1852:	80 93 9d 00 	sts	0x009D, r24
    }

    void EnableTx(const int state)
    {   
        if (state) { 
            UCSR1B |= (1<<TXEN1);
    1856:	ea e9       	ldi	r30, 0x9A	; 154
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	88 60       	ori	r24, 0x08	; 8
    185e:	80 83       	st	Z, r24
    }

    void EnableRx(const int state)
    {   
        if (state) { 
            UCSR1B |= (1<<RXEN1);
    1860:	80 81       	ld	r24, Z
    1862:	80 61       	ori	r24, 0x10	; 16
    1864:	80 83       	st	Z, r24
    }

    void EnableRxInterrupt(const int state) 
    {
        if (state) { 
            UCSR1B   |= (1<< RXCIE1);
    1866:	80 81       	ld	r24, Z
    1868:	80 68       	ori	r24, 0x80	; 128
    186a:	80 83       	st	Z, r24
    186c:	08 95       	ret

0000186e <Uart<1, 115200ul, 128, 256, 0ul>::Init()>:
        Init();
    }

    static void Init(void)
    {
        RxError = 0;
    186e:	10 92 5d 07 	sts	0x075D, r1
        m_Busy  = false;
    1872:	10 92 5c 07 	sts	0x075C, r1
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    1876:	8f b7       	in	r24, 0x3f	; 63
    1878:	f8 94       	cli
    };

void Flush(void) 
    {
        GeneralProtectType dum;
        Head = Tail = 0;  // initialize queue 
    187a:	10 92 2b 08 	sts	0x082B, r1
    187e:	10 92 2a 08 	sts	0x082A, r1
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
    1882:	8f bf       	out	0x3f, r24	; 63
class protect 
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    1884:	8f b7       	in	r24, 0x3f	; 63
    1886:	f8 94       	cli
    };

void Flush(void) 
    {
        GeneralProtectType dum;
        Head = Tail = 0;  // initialize queue 
    1888:	10 92 af 08 	sts	0x08AF, r1
    188c:	10 92 ae 08 	sts	0x08AE, r1
    1890:	10 92 ad 08 	sts	0x08AD, r1
    1894:	10 92 ac 08 	sts	0x08AC, r1
{
    unsigned char sreg; 
public:
#if defined(AVR)
    protect()  {sreg = SREG; cli();}
    ~protect() {SREG = sreg;}
    1898:	8f bf       	out	0x3f, r24	; 63
            } else {
                UBRR1H = (unsigned char)(TEST_UBRR0>>8);
                UBRR1L = (unsigned char) TEST_UBRR0;
            } // endif
        #else
            UBRR1H = (unsigned char)(TEST_UBRR0>>8);
    189a:	10 92 98 00 	sts	0x0098, r1
            UBRR1L = (unsigned char) TEST_UBRR0;
    189e:	85 e0       	ldi	r24, 0x05	; 5
    18a0:	80 93 99 00 	sts	0x0099, r24
        #else
            LocalX2(Int2Type<(((unsigned long)ERR_BAUD1*(unsigned long)ERR_BAUD1) < ((unsigned long)ERR_BAUD0*(unsigned long)ERR_BAUD0)) ? 1 : 0 >());
        #endif

        // Set frame format: asynchronous, 8data, no parity, 1stop bit
        UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);
    18a4:	86 e0       	ldi	r24, 0x06	; 6
    18a6:	80 93 9d 00 	sts	0x009D, r24
    }

    void EnableTx(const int state)
    {   
        if (state) { 
            UCSR1B |= (1<<TXEN1);
    18aa:	ea e9       	ldi	r30, 0x9A	; 154
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	88 60       	ori	r24, 0x08	; 8
    18b2:	80 83       	st	Z, r24
    }

    void EnableRx(const int state)
    {   
        if (state) { 
            UCSR1B |= (1<<RXEN1);
    18b4:	80 81       	ld	r24, Z
    18b6:	80 61       	ori	r24, 0x10	; 16
    18b8:	80 83       	st	Z, r24
    }

    void EnableRxInterrupt(const int state) 
    {
        if (state) { 
            UCSR1B   |= (1<< RXCIE1);
    18ba:	80 81       	ld	r24, Z
    18bc:	80 68       	ori	r24, 0x80	; 128
    18be:	80 83       	st	Z, r24
    18c0:	08 95       	ret

000018c2 <main>:


TimeStamp<t_SystemTimer> ShowSpeedTimer;
TimeStamp<t_SystemTimer> LuxTimer;

int main(void) {
    18c2:	aa e0       	ldi	r26, 0x0A	; 10
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	e7 e6       	ldi	r30, 0x67	; 103
    18c8:	fc e0       	ldi	r31, 0x0C	; 12
    18ca:	0c 94 43 16 	jmp	0x2c86	; 0x2c86 <__prologue_saves__>

    DebugUart.Init();
    18ce:	0e 94 37 0c 	call	0x186e	; 0x186e <Uart<1, 115200ul, 128, 256, 0ul>::Init()>


    // Legacy init will kill SystemTimer
    init();
    18d2:	0e 94 7e 02 	call	0x4fc	; 0x4fc <init()>

// NOTE: System timer is 1000Hz
struct SystemTimerSetup{
    enum { InterruptVector  =   TIMER1_COMPA_vect_num  };
    static void Init(void) {
        TCCR1A = 0;
    18d6:	1f bc       	out	0x2f, r1	; 47
        TCCR1B = (1<<CS10) | (1<<WGM12);        // Div with 1
    18d8:	89 e0       	ldi	r24, 0x09	; 9
    18da:	8e bd       	out	0x2e, r24	; 46
        OCR1A = (XTAL_CPU/1000)-1;
    18dc:	82 e3       	ldi	r24, 0x32	; 50
    18de:	9b e2       	ldi	r25, 0x2B	; 43
    18e0:	9b bd       	out	0x2b, r25	; 43
    18e2:	8a bd       	out	0x2a, r24	; 42
    };

    static void Enable(bool En)
    {
        if (En) {
            TIMSK |= (1 << OCIE1A);
    18e4:	87 b7       	in	r24, 0x37	; 55
    18e6:	80 61       	ori	r24, 0x10	; 16
    18e8:	87 bf       	out	0x37, r24	; 55

    SystemTimer.Init();

    // IO setup
    SetBitDirOut(HB_LED);
    18ea:	13 9a       	sbi	0x02, 3	; 2
    SetBitDirOut(TXD0);
    18ec:	11 9a       	sbi	0x02, 1	; 2
    SetBitDirOut(TXD1);
    18ee:	8b 9a       	sbi	0x11, 3	; 17
    SetBitDirOut(GPIO_0);
    18f0:	ba 9a       	sbi	0x17, 2	; 23
    SetBitDirOut(GPIO_1);
    18f2:	bb 9a       	sbi	0x17, 3	; 23

    ClrBit(FLASHCTRL);
    18f4:	80 91 62 00 	lds	r24, 0x0062
    18f8:	8f 7e       	andi	r24, 0xEF	; 239
    18fa:	80 93 62 00 	sts	0x0062, r24
    SetBitDirOut(FLASHCTRL);
    18fe:	80 91 61 00 	lds	r24, 0x0061
    1902:	80 61       	ori	r24, 0x10	; 16
    1904:	80 93 61 00 	sts	0x0061, r24


    SetBitDirIn(RXD0);
    1908:	10 98       	cbi	0x02, 0	; 2
    SetBitDirIn(RXD1);
    190a:	8a 98       	cbi	0x11, 2	; 17

    // Enable ints for the first time
    sei();
    190c:	78 94       	sei
    TimeStamp<t_SystemTimer> LumTimer;
    TimeStamp<t_SystemTimer> HBledTimer;
    TimeStamp<t_SystemTimer> HBinfTimer;
    TimeStamp<t_SystemTimer> AdcTimer;

    ProtoReply("*** BOOT ***\n");
    190e:	8c ec       	ldi	r24, 0xCC	; 204
    1910:	96 e0       	ldi	r25, 0x06	; 6
    1912:	9f 93       	push	r25
    1914:	8f 93       	push	r24
    1916:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    ProtoReply("# HB: %d Start...\n", 42);
    191a:	1f 92       	push	r1
    191c:	8a e2       	ldi	r24, 0x2A	; 42
    191e:	8f 93       	push	r24
    1920:	8a ed       	ldi	r24, 0xDA	; 218
    1922:	96 e0       	ldi	r25, 0x06	; 6
    1924:	9f 93       	push	r25
    1926:	8f 93       	push	r24
    1928:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
unsigned char gIntensity; 

void SetDisplayIntensity(unsigned char Intensity)
{

    gIntensity = Intensity;
    192c:	87 e0       	ldi	r24, 0x07	; 7
    192e:	80 93 5e 07 	sts	0x075E, r24
    // Now we have 255 levels so scale it !!

    if (Intensity == 2) {  // Fix to reduce 7-segment pulse width @ intensity 2 (5 to 4 counts)
        OCR0 = 4;
    } else {
        OCR0 = ((unsigned int)Intensity*255)/100;
    1932:	81 e1       	ldi	r24, 0x11	; 17
    1934:	81 bf       	out	0x31, r24	; 49
    1936:	0f 90       	pop	r0
    1938:	0f 90       	pop	r0
    193a:	0f 90       	pop	r0
    193c:	0f 90       	pop	r0
    193e:	0f 90       	pop	r0
    1940:	0f 90       	pop	r0
    typename TIMERSOURCE::TYPE time;

public:
    // if parameter true, init to TimerVal(), else 0
    TimeStamp(bool init = false) {
        time = (init) ? TIMERSOURCE::TimerVal() : 0;
    1942:	81 2c       	mov	r8, r1
    1944:	91 2c       	mov	r9, r1
    1946:	54 01       	movw	r10, r8
    1948:	41 2c       	mov	r4, r1
    194a:	51 2c       	mov	r5, r1
    194c:	32 01       	movw	r6, r4
    194e:	19 82       	std	Y+1, r1	; 0x01
    1950:	1a 82       	std	Y+2, r1	; 0x02
    1952:	1b 82       	std	Y+3, r1	; 0x03
    1954:	1c 82       	std	Y+4, r1	; 0x04
    1956:	1d 82       	std	Y+5, r1	; 0x05
    1958:	1e 82       	std	Y+6, r1	; 0x06
    195a:	1f 82       	std	Y+7, r1	; 0x07
    195c:	18 86       	std	Y+8, r1	; 0x08
    195e:	c1 2c       	mov	r12, r1
    1960:	d1 2c       	mov	r13, r1
    1962:	76 01       	movw	r14, r12
    if (Toggle) {
        SetBit(HB_LED);
    } else {
        ClrBit(HB_LED);
    } // endif
    Toggle = !Toggle;
    1964:	22 24       	eor	r2, r2
    1966:	23 94       	inc	r2
        if (AdcTimer.Update(1000 * 300L)) {
            //Debug ProtoReply("AdcTimer=300s\n");
            // Der m IKKE ndres i syntax printf, bruges af SID88
            ProtoReply("$AD: FC=%d BC=%d\n", iAD_Flash_Current, iAD_Batteri_Current);
            ProtoReply("$BG: SC=%d FC=%d \n", iAD_BG_Segment_Current, iAD_BG_Flash_Current);
            ProtoReply("$SC: %d %d %d %d %d %d %d \n", iAD_Segment[0], iAD_Segment[1], iAD_Segment[2], iAD_Segment[3], iAD_Segment[4], iAD_Segment[5], iAD_Segment[6]);
    1968:	00 e3       	ldi	r16, 0x30	; 48
    196a:	17 e0       	ldi	r17, 0x07	; 7

    SetDisplayIntensity(7);

    while (1) {

        PETDOG;
    196c:	a8 95       	wdr

        //__________ COMM Handler  and  Ready HB  and  A/D Measurement __________________

        CommandHandler();
    196e:	0e 94 53 06 	call	0xca6	; 0xca6 <CommandHandler()>

        HandleFlash();
    1972:	0e 94 be 03 	call	0x77c	; 0x77c <HandleFlash()>


        // Turn off after xx second if 
        if (iShowTimeOut > 0 && ShowSpeedTimer.TimeOut()) {
    1976:	80 91 03 01 	lds	r24, 0x0103
    197a:	90 91 04 01 	lds	r25, 0x0104
    197e:	89 2b       	or	r24, r25
    1980:	e1 f0       	breq	.+56     	; 0x19ba <main+0xf8>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1982:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1984:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1986:	40 91 58 07 	lds	r20, 0x0758
    198a:	50 91 59 07 	lds	r21, 0x0759
    198e:	60 91 5a 07 	lds	r22, 0x075A
    1992:	70 91 5b 07 	lds	r23, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1996:	8f bf       	out	0x3f, r24	; 63
    1998:	80 91 65 07 	lds	r24, 0x0765
    199c:	90 91 66 07 	lds	r25, 0x0766
    19a0:	a0 91 67 07 	lds	r26, 0x0767
    19a4:	b0 91 68 07 	lds	r27, 0x0768
    19a8:	48 17       	cp	r20, r24
    19aa:	59 07       	cpc	r21, r25
    19ac:	6a 07       	cpc	r22, r26
    19ae:	7b 07       	cpc	r23, r27
    19b0:	20 f0       	brcs	.+8      	; 0x19ba <main+0xf8>
            SetDisplaySpeed(0);  
    19b2:	80 e0       	ldi	r24, 0x00	; 0
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	0e 94 fd 05 	call	0xbfa	; 0xbfa <SetDisplaySpeed(unsigned int)>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    19ba:	8f b7       	in	r24, 0x3f	; 63
        cli();
    19bc:	f8 94       	cli
    19be:	40 91 58 07 	lds	r20, 0x0758
    19c2:	50 91 59 07 	lds	r21, 0x0759
    19c6:	60 91 5a 07 	lds	r22, 0x075A
    19ca:	70 91 5b 07 	lds	r23, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    19ce:	8f bf       	out	0x3f, r24	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    19d0:	80 91 61 07 	lds	r24, 0x0761
    19d4:	90 91 62 07 	lds	r25, 0x0762
    19d8:	a0 91 63 07 	lds	r26, 0x0763
    19dc:	b0 91 64 07 	lds	r27, 0x0764
    19e0:	48 17       	cp	r20, r24
    19e2:	59 07       	cpc	r21, r25
    19e4:	6a 07       	cpc	r22, r26
    19e6:	7b 07       	cpc	r23, r27
    19e8:	c0 f1       	brcs	.+112    	; 0x1a5a <main+0x198>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    19ea:	2f b7       	in	r18, 0x3f	; 63
        cli();
    19ec:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    19ee:	80 91 58 07 	lds	r24, 0x0758
    19f2:	90 91 59 07 	lds	r25, 0x0759
    19f6:	a0 91 5a 07 	lds	r26, 0x075A
    19fa:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    19fe:	2f bf       	out	0x3f, r18	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1a00:	8c 59       	subi	r24, 0x9C	; 156
    1a02:	9f 4f       	sbci	r25, 0xFF	; 255
    1a04:	af 4f       	sbci	r26, 0xFF	; 255
    1a06:	bf 4f       	sbci	r27, 0xFF	; 255
    1a08:	80 93 61 07 	sts	0x0761, r24
    1a0c:	90 93 62 07 	sts	0x0762, r25
    1a10:	a0 93 63 07 	sts	0x0763, r26
    1a14:	b0 93 64 07 	sts	0x0764, r27

        if (LuxTimer.Update(100)) {
            unsigned int Tmp;

            // Get value and clear counter 
            Tmp = TCNT3;
    1a18:	80 91 88 00 	lds	r24, 0x0088
    1a1c:	90 91 89 00 	lds	r25, 0x0089
            TCNT3 = 0;  
    1a20:	10 92 89 00 	sts	0x0089, r1
    1a24:	10 92 88 00 	sts	0x0088, r1

            if (fregistercount++ > 9) fregistercount = 0;   // Make sure counter is occasionally reset
    1a28:	e0 91 e7 07 	lds	r30, 0x07E7
    1a2c:	ea 30       	cpi	r30, 0x0A	; 10
    1a2e:	08 f4       	brcc	.+2      	; 0x1a32 <main+0x170>
    1a30:	44 c1       	rjmp	.+648    	; 0x1cba <main+0x3f8>
    1a32:	10 92 e7 07 	sts	0x07E7, r1
    1a36:	e0 e0       	ldi	r30, 0x00	; 0
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	8a 39       	cpi	r24, 0x9A	; 154
    1a3c:	29 e1       	ldi	r18, 0x19	; 25
    1a3e:	92 07       	cpc	r25, r18
    1a40:	10 f0       	brcs	.+4      	; 0x1a46 <main+0x184>
    1a42:	89 e9       	ldi	r24, 0x99	; 153
    1a44:	99 e1       	ldi	r25, 0x19	; 25

            if (Tmp > 6553) Tmp = 6553;         // Adjust measured frequency to max. value (uint/10) that can be handled by getLux()

                                                // Primary light sensor
            fregister0[fregistercount] = Tmp;   // Put in the measured frequency in the rolling array
    1a46:	ee 0f       	add	r30, r30
    1a48:	ff 1f       	adc	r31, r31
    1a4a:	e2 50       	subi	r30, 0x02	; 2
    1a4c:	f8 4f       	sbci	r31, 0xF8	; 248
    1a4e:	91 83       	std	Z+1, r25	; 0x01
    1a50:	80 83       	st	Z, r24
            fregister0[10] = Tmp;               // allways keep the last measurement at index 10
    1a52:	90 93 13 08 	sts	0x0813, r25
    1a56:	80 93 12 08 	sts	0x0812, r24
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1a5a:	2f b7       	in	r18, 0x3f	; 63
        cli();
    1a5c:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1a5e:	80 91 58 07 	lds	r24, 0x0758
    1a62:	90 91 59 07 	lds	r25, 0x0759
    1a66:	a0 91 5a 07 	lds	r26, 0x075A
    1a6a:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1a6e:	2f bf       	out	0x3f, r18	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    1a70:	29 81       	ldd	r18, Y+1	; 0x01
    1a72:	3a 81       	ldd	r19, Y+2	; 0x02
    1a74:	4b 81       	ldd	r20, Y+3	; 0x03
    1a76:	5c 81       	ldd	r21, Y+4	; 0x04
    1a78:	82 17       	cp	r24, r18
    1a7a:	93 07       	cpc	r25, r19
    1a7c:	a4 07       	cpc	r26, r20
    1a7e:	b5 07       	cpc	r27, r21
    1a80:	e0 f0       	brcs	.+56     	; 0x1aba <main+0x1f8>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1a82:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1a84:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1a86:	20 91 58 07 	lds	r18, 0x0758
    1a8a:	30 91 59 07 	lds	r19, 0x0759
    1a8e:	40 91 5a 07 	lds	r20, 0x075A
    1a92:	50 91 5b 07 	lds	r21, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1a96:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1a98:	28 54       	subi	r18, 0x48	; 72
    1a9a:	34 4f       	sbci	r19, 0xF4	; 244
    1a9c:	4f 4f       	sbci	r20, 0xFF	; 255
    1a9e:	5f 4f       	sbci	r21, 0xFF	; 255
    1aa0:	29 83       	std	Y+1, r18	; 0x01
    1aa2:	3a 83       	std	Y+2, r19	; 0x02
    1aa4:	4b 83       	std	Y+3, r20	; 0x03
    1aa6:	5c 83       	std	Y+4, r21	; 0x04


//*** Toggle HB Led
void HB_Led_Toggle(void) {
    static bool Toggle = false;
    if (Toggle) {
    1aa8:	80 91 29 08 	lds	r24, 0x0829
    1aac:	88 23       	and	r24, r24
    1aae:	09 f4       	brne	.+2      	; 0x1ab2 <main+0x1f0>
    1ab0:	09 c1       	rjmp	.+530    	; 0x1cc4 <main+0x402>
        SetBit(HB_LED);
    1ab2:	1b 9a       	sbi	0x03, 3	; 3
    } else {
        ClrBit(HB_LED);
    } // endif
    Toggle = !Toggle;
    1ab4:	82 25       	eor	r24, r2
    1ab6:	80 93 29 08 	sts	0x0829, r24
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1aba:	2f b7       	in	r18, 0x3f	; 63
        cli();
    1abc:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1abe:	80 91 58 07 	lds	r24, 0x0758
    1ac2:	90 91 59 07 	lds	r25, 0x0759
    1ac6:	a0 91 5a 07 	lds	r26, 0x075A
    1aca:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1ace:	2f bf       	out	0x3f, r18	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    1ad0:	8c 15       	cp	r24, r12
    1ad2:	9d 05       	cpc	r25, r13
    1ad4:	ae 05       	cpc	r26, r14
    1ad6:	bf 05       	cpc	r27, r15
    1ad8:	b0 f0       	brcs	.+44     	; 0x1b06 <main+0x244>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1ada:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1adc:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1ade:	c0 90 58 07 	lds	r12, 0x0758
    1ae2:	d0 90 59 07 	lds	r13, 0x0759
    1ae6:	e0 90 5a 07 	lds	r14, 0x075A
    1aea:	f0 90 5b 07 	lds	r15, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1aee:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1af0:	30 e1       	ldi	r19, 0x10	; 16
    1af2:	c3 0e       	add	r12, r19
    1af4:	37 e2       	ldi	r19, 0x27	; 39
    1af6:	d3 1e       	adc	r13, r19
    1af8:	e1 1c       	adc	r14, r1
    1afa:	f1 1c       	adc	r15, r1

        if (CheckTimer.Update(1000 * 10L)) {
            //Debug ProtoReply("CheckTimer=10s\n");

            //__ LUM Handler  ___________________
            if (bAutoPWM == 1 && GetDisplaySpeed() < iShowFlash) {   //aut. lum. regulation selected
    1afc:	80 91 00 01 	lds	r24, 0x0100
    1b00:	81 30       	cpi	r24, 0x01	; 1
    1b02:	09 f4       	brne	.+2      	; 0x1b06 <main+0x244>
    1b04:	e1 c0       	rjmp	.+450    	; 0x1cc8 <main+0x406>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1b06:	2f b7       	in	r18, 0x3f	; 63
        cli();
    1b08:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1b0a:	80 91 58 07 	lds	r24, 0x0758
    1b0e:	90 91 59 07 	lds	r25, 0x0759
    1b12:	a0 91 5a 07 	lds	r26, 0x075A
    1b16:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1b1a:	2f bf       	out	0x3f, r18	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    1b1c:	84 15       	cp	r24, r4
    1b1e:	95 05       	cpc	r25, r5
    1b20:	a6 05       	cpc	r26, r6
    1b22:	b7 05       	cpc	r27, r7
    1b24:	08 f4       	brcc	.+2      	; 0x1b28 <main+0x266>
    1b26:	4a c0       	rjmp	.+148    	; 0x1bbc <main+0x2fa>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1b28:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1b2a:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1b2c:	40 90 58 07 	lds	r4, 0x0758
    1b30:	50 90 59 07 	lds	r5, 0x0759
    1b34:	60 90 5a 07 	lds	r6, 0x075A
    1b38:	70 90 5b 07 	lds	r7, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1b3c:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1b3e:	30 e2       	ldi	r19, 0x20	; 32
    1b40:	43 0e       	add	r4, r19
    1b42:	3f eb       	ldi	r19, 0xBF	; 191
    1b44:	53 1e       	adc	r5, r19
    1b46:	32 e0       	ldi	r19, 0x02	; 2
    1b48:	63 1e       	adc	r6, r19
    1b4a:	71 1c       	adc	r7, r1


        // Output HB info. @ 180s interval
        if (HBinfTimer.Update(1000 * 180L)) {
            //Debug ProtoReply("HBinfTimer=180s\n");
            ProtoReply("#HB: %lu S=%d T=%d F=%d L=%u\n", SystemTimer.TimerVal()/1000, GetDisplaySpeed(), iShowTimeOut, iShowFlash, LUX_VALUE);
    1b4c:	a0 91 14 08 	lds	r26, 0x0814
    1b50:	b0 91 15 08 	lds	r27, 0x0815
    1b54:	e0 91 01 01 	lds	r30, 0x0101
    1b58:	f0 91 02 01 	lds	r31, 0x0102
    1b5c:	40 91 03 01 	lds	r20, 0x0103
    1b60:	50 91 04 01 	lds	r21, 0x0104
  

}

unsigned int GetDisplaySpeed(void) {
    return CurrentSpeed;
    1b64:	20 91 5f 07 	lds	r18, 0x075F
    1b68:	30 91 60 07 	lds	r19, 0x0760
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1b6c:	3f b6       	in	r3, 0x3f	; 63
        cli();
    1b6e:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1b70:	60 91 58 07 	lds	r22, 0x0758
    1b74:	70 91 59 07 	lds	r23, 0x0759
    1b78:	80 91 5a 07 	lds	r24, 0x075A
    1b7c:	90 91 5b 07 	lds	r25, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1b80:	3f be       	out	0x3f, r3	; 63


        // Output HB info. @ 180s interval
        if (HBinfTimer.Update(1000 * 180L)) {
            //Debug ProtoReply("HBinfTimer=180s\n");
            ProtoReply("#HB: %lu S=%d T=%d F=%d L=%u\n", SystemTimer.TimerVal()/1000, GetDisplaySpeed(), iShowTimeOut, iShowFlash, LUX_VALUE);
    1b82:	bf 93       	push	r27
    1b84:	af 93       	push	r26
    1b86:	ff 93       	push	r31
    1b88:	ef 93       	push	r30
    1b8a:	5f 93       	push	r21
    1b8c:	4f 93       	push	r20
    1b8e:	3f 93       	push	r19
    1b90:	2f 93       	push	r18
    1b92:	28 ee       	ldi	r18, 0xE8	; 232
    1b94:	33 e0       	ldi	r19, 0x03	; 3
    1b96:	40 e0       	ldi	r20, 0x00	; 0
    1b98:	50 e0       	ldi	r21, 0x00	; 0
    1b9a:	0e 94 0f 16 	call	0x2c1e	; 0x2c1e <__udivmodsi4>
    1b9e:	5f 93       	push	r21
    1ba0:	4f 93       	push	r20
    1ba2:	3f 93       	push	r19
    1ba4:	2f 93       	push	r18
    1ba6:	4d ee       	ldi	r20, 0xED	; 237
    1ba8:	56 e0       	ldi	r21, 0x06	; 6
    1baa:	5f 93       	push	r21
    1bac:	4f 93       	push	r20
    1bae:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    1bb2:	0f b6       	in	r0, 0x3f	; 63
    1bb4:	f8 94       	cli
    1bb6:	de bf       	out	0x3e, r29	; 62
    1bb8:	0f be       	out	0x3f, r0	; 63
    1bba:	cd bf       	out	0x3d, r28	; 61
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1bbc:	2f b7       	in	r18, 0x3f	; 63
        cli();
    1bbe:	f8 94       	cli
    1bc0:	80 91 58 07 	lds	r24, 0x0758
    1bc4:	90 91 59 07 	lds	r25, 0x0759
    1bc8:	a0 91 5a 07 	lds	r26, 0x075A
    1bcc:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1bd0:	2f bf       	out	0x3f, r18	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    1bd2:	88 15       	cp	r24, r8
    1bd4:	99 05       	cpc	r25, r9
    1bd6:	aa 05       	cpc	r26, r10
    1bd8:	bb 05       	cpc	r27, r11
    1bda:	08 f4       	brcc	.+2      	; 0x1bde <main+0x31c>
    1bdc:	c7 ce       	rjmp	.-626    	; 0x196c <main+0xaa>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1bde:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1be0:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1be2:	80 90 58 07 	lds	r8, 0x0758
    1be6:	90 90 59 07 	lds	r9, 0x0759
    1bea:	a0 90 5a 07 	lds	r10, 0x075A
    1bee:	b0 90 5b 07 	lds	r11, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1bf2:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1bf4:	b0 ee       	ldi	r27, 0xE0	; 224
    1bf6:	8b 0e       	add	r8, r27
    1bf8:	b3 e9       	ldi	r27, 0x93	; 147
    1bfa:	9b 1e       	adc	r9, r27
    1bfc:	b4 e0       	ldi	r27, 0x04	; 4
    1bfe:	ab 1e       	adc	r10, r27
    1c00:	b1 1c       	adc	r11, r1

        // Output ADC current measurements @ 300s interval
        if (AdcTimer.Update(1000 * 300L)) {
            //Debug ProtoReply("AdcTimer=300s\n");
            // Der m IKKE ndres i syntax printf, bruges af SID88
            ProtoReply("$AD: FC=%d BC=%d\n", iAD_Flash_Current, iAD_Batteri_Current);
    1c02:	20 91 7a 07 	lds	r18, 0x077A
    1c06:	30 91 7b 07 	lds	r19, 0x077B
    1c0a:	80 91 7e 07 	lds	r24, 0x077E
    1c0e:	90 91 7f 07 	lds	r25, 0x077F
    1c12:	3f 93       	push	r19
    1c14:	2f 93       	push	r18
    1c16:	9f 93       	push	r25
    1c18:	8f 93       	push	r24
    1c1a:	eb e0       	ldi	r30, 0x0B	; 11
    1c1c:	f7 e0       	ldi	r31, 0x07	; 7
    1c1e:	ff 93       	push	r31
    1c20:	ef 93       	push	r30
    1c22:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            ProtoReply("$BG: SC=%d FC=%d \n", iAD_BG_Segment_Current, iAD_BG_Flash_Current);
    1c26:	20 91 7c 07 	lds	r18, 0x077C
    1c2a:	30 91 7d 07 	lds	r19, 0x077D
    1c2e:	80 91 80 07 	lds	r24, 0x0780
    1c32:	90 91 81 07 	lds	r25, 0x0781
    1c36:	3f 93       	push	r19
    1c38:	2f 93       	push	r18
    1c3a:	9f 93       	push	r25
    1c3c:	8f 93       	push	r24
    1c3e:	2d e1       	ldi	r18, 0x1D	; 29
    1c40:	37 e0       	ldi	r19, 0x07	; 7
    1c42:	3f 93       	push	r19
    1c44:	2f 93       	push	r18
    1c46:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
            ProtoReply("$SC: %d %d %d %d %d %d %d \n", iAD_Segment[0], iAD_Segment[1], iAD_Segment[2], iAD_Segment[3], iAD_Segment[4], iAD_Segment[5], iAD_Segment[6]);
    1c4a:	80 91 76 07 	lds	r24, 0x0776
    1c4e:	90 91 77 07 	lds	r25, 0x0777
    1c52:	9a 87       	std	Y+10, r25	; 0x0a
    1c54:	89 87       	std	Y+9, r24	; 0x09
    1c56:	a0 91 74 07 	lds	r26, 0x0774
    1c5a:	b0 91 75 07 	lds	r27, 0x0775
    1c5e:	e0 91 72 07 	lds	r30, 0x0772
    1c62:	f0 91 73 07 	lds	r31, 0x0773
    1c66:	60 91 70 07 	lds	r22, 0x0770
    1c6a:	70 91 71 07 	lds	r23, 0x0771
    1c6e:	40 91 6e 07 	lds	r20, 0x076E
    1c72:	50 91 6f 07 	lds	r21, 0x076F
    1c76:	20 91 6c 07 	lds	r18, 0x076C
    1c7a:	30 91 6d 07 	lds	r19, 0x076D
    1c7e:	80 91 6a 07 	lds	r24, 0x076A
    1c82:	90 91 6b 07 	lds	r25, 0x076B
    1c86:	3a 84       	ldd	r3, Y+10	; 0x0a
    1c88:	3f 92       	push	r3
    1c8a:	39 84       	ldd	r3, Y+9	; 0x09
    1c8c:	3f 92       	push	r3
    1c8e:	bf 93       	push	r27
    1c90:	af 93       	push	r26
    1c92:	ff 93       	push	r31
    1c94:	ef 93       	push	r30
    1c96:	7f 93       	push	r23
    1c98:	6f 93       	push	r22
    1c9a:	5f 93       	push	r21
    1c9c:	4f 93       	push	r20
    1c9e:	3f 93       	push	r19
    1ca0:	2f 93       	push	r18
    1ca2:	9f 93       	push	r25
    1ca4:	8f 93       	push	r24
    1ca6:	1f 93       	push	r17
    1ca8:	0f 93       	push	r16
    1caa:	0e 94 57 04 	call	0x8ae	; 0x8ae <ProtoReply(char const*, ...)>
    1cae:	0f b6       	in	r0, 0x3f	; 63
    1cb0:	f8 94       	cli
    1cb2:	de bf       	out	0x3e, r29	; 62
    1cb4:	0f be       	out	0x3f, r0	; 63
    1cb6:	cd bf       	out	0x3d, r28	; 61
    1cb8:	59 ce       	rjmp	.-846    	; 0x196c <main+0xaa>

            // Get value and clear counter 
            Tmp = TCNT3;
            TCNT3 = 0;  

            if (fregistercount++ > 9) fregistercount = 0;   // Make sure counter is occasionally reset
    1cba:	ef 5f       	subi	r30, 0xFF	; 255
    1cbc:	e0 93 e7 07 	sts	0x07E7, r30
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	bb ce       	rjmp	.-650    	; 0x1a3a <main+0x178>
void HB_Led_Toggle(void) {
    static bool Toggle = false;
    if (Toggle) {
        SetBit(HB_LED);
    } else {
        ClrBit(HB_LED);
    1cc4:	1b 98       	cbi	0x03, 3	; 3
    1cc6:	f6 ce       	rjmp	.-532    	; 0x1ab4 <main+0x1f2>

        if (CheckTimer.Update(1000 * 10L)) {
            //Debug ProtoReply("CheckTimer=10s\n");

            //__ LUM Handler  ___________________
            if (bAutoPWM == 1 && GetDisplaySpeed() < iShowFlash) {   //aut. lum. regulation selected
    1cc8:	20 91 01 01 	lds	r18, 0x0101
    1ccc:	30 91 02 01 	lds	r19, 0x0102
    1cd0:	80 91 5f 07 	lds	r24, 0x075F
    1cd4:	90 91 60 07 	lds	r25, 0x0760
    1cd8:	82 17       	cp	r24, r18
    1cda:	93 07       	cpc	r25, r19
    1cdc:	08 f0       	brcs	.+2      	; 0x1ce0 <main+0x41e>
    1cde:	13 cf       	rjmp	.-474    	; 0x1b06 <main+0x244>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1ce0:	2f b7       	in	r18, 0x3f	; 63
        cli();
    1ce2:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1ce4:	80 91 58 07 	lds	r24, 0x0758
    1ce8:	90 91 59 07 	lds	r25, 0x0759
    1cec:	a0 91 5a 07 	lds	r26, 0x075A
    1cf0:	b0 91 5b 07 	lds	r27, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1cf4:	2f bf       	out	0x3f, r18	; 63
    // Less "safe" since very outdated timestamp will result in many calls before up-to-date -- see Update()
    inline bool Interval(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Step(val), true) : false ; }     // return true if timeout

    // Test if current timestamp is passed, then add new value to current time
    // "Safe" since very old timestamp will be "corrected" after 1 call (technically less accurate) - see Interval()
    inline bool Update(typename TIMERSOURCE::TYPE val) { return TimeOut() ? (Mark(val), true) : false ; }   // return true if timeout
    1cf6:	2d 81       	ldd	r18, Y+5	; 0x05
    1cf8:	3e 81       	ldd	r19, Y+6	; 0x06
    1cfa:	4f 81       	ldd	r20, Y+7	; 0x07
    1cfc:	58 85       	ldd	r21, Y+8	; 0x08
    1cfe:	82 17       	cp	r24, r18
    1d00:	93 07       	cpc	r25, r19
    1d02:	a4 07       	cpc	r26, r20
    1d04:	b5 07       	cpc	r27, r21
    1d06:	08 f4       	brcc	.+2      	; 0x1d0a <main+0x448>
    1d08:	fe ce       	rjmp	.-516    	; 0x1b06 <main+0x244>
#define SCOPE_CLI CScopeCli DummyScopeCli;
class CScopeCli
{
public:
    CScopeCli() {
        m_sreg = SREG;
    1d0a:	8f b7       	in	r24, 0x3f	; 63
        cli();
    1d0c:	f8 94       	cli

    static T TimerVal(void)
    {
        // Ensure that g_Timerval is not altered during the return
        SCOPE_CLI;
        return m_TimerVal;
    1d0e:	20 91 58 07 	lds	r18, 0x0758
    1d12:	30 91 59 07 	lds	r19, 0x0759
    1d16:	40 91 5a 07 	lds	r20, 0x075A
    1d1a:	50 91 5b 07 	lds	r21, 0x075B
    }

    ~CScopeCli() {
        SREG = m_sreg;
    1d1e:	8f bf       	out	0x3f, r24	; 63
        time = t;
    };

    void Mark(typename TIMERSOURCE::TYPE add = 0)  // set value to now + parameter (mark current)
    {
        time = TIMERSOURCE::TimerVal() + add;
    1d20:	20 5c       	subi	r18, 0xC0	; 192
    1d22:	32 4f       	sbci	r19, 0xF2	; 242
    1d24:	4c 4f       	sbci	r20, 0xFC	; 252
    1d26:	5f 4f       	sbci	r21, 0xFF	; 255
    1d28:	2d 83       	std	Y+5, r18	; 0x05
    1d2a:	3e 83       	std	Y+6, r19	; 0x06
    1d2c:	4f 83       	std	Y+7, r20	; 0x07
    1d2e:	58 87       	std	Y+8, r21	; 0x08
    bFlashState = true;
    SetBit(FLASHCTRL);
}

void TurnOffFlash(void) {
    bFlashState = false;
    1d30:	10 92 69 07 	sts	0x0769, r1
    ClrBit(FLASHCTRL);
    1d34:	80 91 62 00 	lds	r24, 0x0062
    1d38:	8f 7e       	andi	r24, 0xEF	; 239
    1d3a:	80 93 62 00 	sts	0x0062, r24

                //if time for regulating PWMregulating
                if (LumTimer.Update(2000 * 100L)) {
                    //Debug ProtoReply("LumTimer=200s\n");
                    TurnOffFlash();
                    LumHandler(true);
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <LumHandler(bool)>
    1d44:	e0 ce       	rjmp	.-576    	; 0x1b06 <main+0x244>

00001d46 <_GLOBAL__sub_I_DebugUart>:

#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))     


// uart 
t_DebugUart   DebugUart;
    1d46:	88 e1       	ldi	r24, 0x18	; 24
    1d48:	98 e0       	ldi	r25, 0x08	; 8
    1d4a:	0e 94 0d 0c 	call	0x181a	; 0x181a <Uart<1, 115200ul, 128, 256, 0ul>::Uart()>

// NOTE: System timer is 1000Hz
struct SystemTimerSetup{
    enum { InterruptVector  =   TIMER1_COMPA_vect_num  };
    static void Init(void) {
        TCCR1A = 0;
    1d4e:	1f bc       	out	0x2f, r1	; 47
        TCCR1B = (1<<CS10) | (1<<WGM12);        // Div with 1
    1d50:	89 e0       	ldi	r24, 0x09	; 9
    1d52:	8e bd       	out	0x2e, r24	; 46
        OCR1A = (XTAL_CPU/1000)-1;
    1d54:	82 e3       	ldi	r24, 0x32	; 50
    1d56:	9b e2       	ldi	r25, 0x2B	; 43
    1d58:	9b bd       	out	0x2b, r25	; 43
    1d5a:	8a bd       	out	0x2a, r24	; 42
    };

    static void Enable(bool En)
    {
        if (En) {
            TIMSK |= (1 << OCIE1A);
    1d5c:	87 b7       	in	r24, 0x37	; 55
    1d5e:	80 61       	ori	r24, 0x10	; 16
    1d60:	87 bf       	out	0x37, r24	; 55
    typename TIMERSOURCE::TYPE time;

public:
    // if parameter true, init to TimerVal(), else 0
    TimeStamp(bool init = false) {
        time = (init) ? TIMERSOURCE::TimerVal() : 0;
    1d62:	10 92 65 07 	sts	0x0765, r1
    1d66:	10 92 66 07 	sts	0x0766, r1
    1d6a:	10 92 67 07 	sts	0x0767, r1
    1d6e:	10 92 68 07 	sts	0x0768, r1
    1d72:	10 92 61 07 	sts	0x0761, r1
    1d76:	10 92 62 07 	sts	0x0762, r1
    1d7a:	10 92 63 07 	sts	0x0763, r1
    1d7e:	10 92 64 07 	sts	0x0764, r1
    1d82:	08 95       	ret

00001d84 <delay(unsigned int)>:

#else          
          
void delay(unsigned int ms)
{
    while (ms--) {
    1d84:	9c 01       	movw	r18, r24
    1d86:	21 50       	subi	r18, 0x01	; 1
    1d88:	31 09       	sbc	r19, r1
    1d8a:	89 2b       	or	r24, r25
    1d8c:	41 f0       	breq	.+16     	; 0x1d9e <delay(unsigned int)+0x1a>
	asm volatile (
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
    1d8e:	4c ec       	ldi	r20, 0xCC	; 204
    1d90:	5a e0       	ldi	r21, 0x0A	; 10
    1d92:	ca 01       	movw	r24, r20
    1d94:	01 97       	sbiw	r24, 0x01	; 1
    1d96:	f1 f7       	brne	.-4      	; 0x1d94 <delay(unsigned int)+0x10>
    1d98:	21 50       	subi	r18, 0x01	; 1
    1d9a:	31 09       	sbc	r19, r1
    1d9c:	d0 f7       	brcc	.-12     	; 0x1d92 <delay(unsigned int)+0xe>
    1d9e:	08 95       	ret

00001da0 <delay_ms(unsigned int)>:
    1da0:	9c 01       	movw	r18, r24
    1da2:	21 50       	subi	r18, 0x01	; 1
    1da4:	31 09       	sbc	r19, r1
    1da6:	89 2b       	or	r24, r25
    1da8:	41 f0       	breq	.+16     	; 0x1dba <delay_ms(unsigned int)+0x1a>
    1daa:	4c ec       	ldi	r20, 0xCC	; 204
    1dac:	5a e0       	ldi	r21, 0x0A	; 10
    1dae:	ca 01       	movw	r24, r20
    1db0:	01 97       	sbiw	r24, 0x01	; 1
    1db2:	f1 f7       	brne	.-4      	; 0x1db0 <delay_ms(unsigned int)+0x10>
    1db4:	21 50       	subi	r18, 0x01	; 1
    1db6:	31 09       	sbc	r19, r1
    1db8:	d0 f7       	brcc	.-12     	; 0x1dae <delay_ms(unsigned int)+0xe>
    1dba:	08 95       	ret

00001dbc <Reboot()>:
        RST.CTRL = 0x01 ;
        while (1) {
        } // endwhile
    #else 
        // Done this way to ensure a clean boot of the usercode with all the registers cleared. 
        cli();
    1dbc:	f8 94       	cli
        wdt_enable(WDTO_15MS);
    1dbe:	28 e0       	ldi	r18, 0x08	; 8
    1dc0:	88 e1       	ldi	r24, 0x18	; 24
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	0f b6       	in	r0, 0x3f	; 63
    1dc6:	f8 94       	cli
    1dc8:	a8 95       	wdr
    1dca:	81 bd       	out	0x21, r24	; 33
    1dcc:	0f be       	out	0x3f, r0	; 63
    1dce:	21 bd       	out	0x21, r18	; 33
    1dd0:	ff cf       	rjmp	.-2      	; 0x1dd0 <Reboot()+0x14>

00001dd2 <vfprintf>:
    1dd2:	2f 92       	push	r2
    1dd4:	3f 92       	push	r3
    1dd6:	4f 92       	push	r4
    1dd8:	5f 92       	push	r5
    1dda:	6f 92       	push	r6
    1ddc:	7f 92       	push	r7
    1dde:	8f 92       	push	r8
    1de0:	9f 92       	push	r9
    1de2:	af 92       	push	r10
    1de4:	bf 92       	push	r11
    1de6:	cf 92       	push	r12
    1de8:	df 92       	push	r13
    1dea:	ef 92       	push	r14
    1dec:	ff 92       	push	r15
    1dee:	0f 93       	push	r16
    1df0:	1f 93       	push	r17
    1df2:	cf 93       	push	r28
    1df4:	df 93       	push	r29
    1df6:	cd b7       	in	r28, 0x3d	; 61
    1df8:	de b7       	in	r29, 0x3e	; 62
    1dfa:	62 97       	sbiw	r28, 0x12	; 18
    1dfc:	0f b6       	in	r0, 0x3f	; 63
    1dfe:	f8 94       	cli
    1e00:	de bf       	out	0x3e, r29	; 62
    1e02:	0f be       	out	0x3f, r0	; 63
    1e04:	cd bf       	out	0x3d, r28	; 61
    1e06:	7c 01       	movw	r14, r24
    1e08:	1b 01       	movw	r2, r22
    1e0a:	6a 01       	movw	r12, r20
    1e0c:	fc 01       	movw	r30, r24
    1e0e:	17 82       	std	Z+7, r1	; 0x07
    1e10:	16 82       	std	Z+6, r1	; 0x06
    1e12:	83 81       	ldd	r24, Z+3	; 0x03
    1e14:	81 fd       	sbrc	r24, 1
    1e16:	03 c0       	rjmp	.+6      	; 0x1e1e <vfprintf+0x4c>
    1e18:	6b c3       	rjmp	.+1750   	; 0x24f0 <vfprintf+0x71e>
    1e1a:	65 01       	movw	r12, r10
    1e1c:	05 c0       	rjmp	.+10     	; 0x1e28 <vfprintf+0x56>
    1e1e:	88 24       	eor	r8, r8
    1e20:	83 94       	inc	r8
    1e22:	91 2c       	mov	r9, r1
    1e24:	8c 0e       	add	r8, r28
    1e26:	9d 1e       	adc	r9, r29
    1e28:	f7 01       	movw	r30, r14
    1e2a:	93 81       	ldd	r25, Z+3	; 0x03
    1e2c:	f1 01       	movw	r30, r2
    1e2e:	93 fd       	sbrc	r25, 3
    1e30:	85 91       	lpm	r24, Z+
    1e32:	93 ff       	sbrs	r25, 3
    1e34:	81 91       	ld	r24, Z+
    1e36:	1f 01       	movw	r2, r30
    1e38:	88 23       	and	r24, r24
    1e3a:	09 f4       	brne	.+2      	; 0x1e3e <vfprintf+0x6c>
    1e3c:	55 c3       	rjmp	.+1706   	; 0x24e8 <vfprintf+0x716>
    1e3e:	85 32       	cpi	r24, 0x25	; 37
    1e40:	39 f4       	brne	.+14     	; 0x1e50 <vfprintf+0x7e>
    1e42:	93 fd       	sbrc	r25, 3
    1e44:	85 91       	lpm	r24, Z+
    1e46:	93 ff       	sbrs	r25, 3
    1e48:	81 91       	ld	r24, Z+
    1e4a:	1f 01       	movw	r2, r30
    1e4c:	85 32       	cpi	r24, 0x25	; 37
    1e4e:	31 f4       	brne	.+12     	; 0x1e5c <vfprintf+0x8a>
    1e50:	b7 01       	movw	r22, r14
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    1e58:	56 01       	movw	r10, r12
    1e5a:	df cf       	rjmp	.-66     	; 0x1e1a <vfprintf+0x48>
    1e5c:	71 2c       	mov	r7, r1
    1e5e:	61 2c       	mov	r6, r1
    1e60:	20 e0       	ldi	r18, 0x00	; 0
    1e62:	20 32       	cpi	r18, 0x20	; 32
    1e64:	a8 f4       	brcc	.+42     	; 0x1e90 <vfprintf+0xbe>
    1e66:	8b 32       	cpi	r24, 0x2B	; 43
    1e68:	61 f0       	breq	.+24     	; 0x1e82 <vfprintf+0xb0>
    1e6a:	28 f4       	brcc	.+10     	; 0x1e76 <vfprintf+0xa4>
    1e6c:	80 32       	cpi	r24, 0x20	; 32
    1e6e:	51 f0       	breq	.+20     	; 0x1e84 <vfprintf+0xb2>
    1e70:	83 32       	cpi	r24, 0x23	; 35
    1e72:	71 f4       	brne	.+28     	; 0x1e90 <vfprintf+0xbe>
    1e74:	0b c0       	rjmp	.+22     	; 0x1e8c <vfprintf+0xba>
    1e76:	8d 32       	cpi	r24, 0x2D	; 45
    1e78:	39 f0       	breq	.+14     	; 0x1e88 <vfprintf+0xb6>
    1e7a:	80 33       	cpi	r24, 0x30	; 48
    1e7c:	49 f4       	brne	.+18     	; 0x1e90 <vfprintf+0xbe>
    1e7e:	21 60       	ori	r18, 0x01	; 1
    1e80:	28 c0       	rjmp	.+80     	; 0x1ed2 <vfprintf+0x100>
    1e82:	22 60       	ori	r18, 0x02	; 2
    1e84:	24 60       	ori	r18, 0x04	; 4
    1e86:	25 c0       	rjmp	.+74     	; 0x1ed2 <vfprintf+0x100>
    1e88:	28 60       	ori	r18, 0x08	; 8
    1e8a:	23 c0       	rjmp	.+70     	; 0x1ed2 <vfprintf+0x100>
    1e8c:	20 61       	ori	r18, 0x10	; 16
    1e8e:	21 c0       	rjmp	.+66     	; 0x1ed2 <vfprintf+0x100>
    1e90:	27 fd       	sbrc	r18, 7
    1e92:	27 c0       	rjmp	.+78     	; 0x1ee2 <vfprintf+0x110>
    1e94:	38 2f       	mov	r19, r24
    1e96:	30 53       	subi	r19, 0x30	; 48
    1e98:	3a 30       	cpi	r19, 0x0A	; 10
    1e9a:	78 f4       	brcc	.+30     	; 0x1eba <vfprintf+0xe8>
    1e9c:	26 ff       	sbrs	r18, 6
    1e9e:	06 c0       	rjmp	.+12     	; 0x1eac <vfprintf+0xda>
    1ea0:	fa e0       	ldi	r31, 0x0A	; 10
    1ea2:	7f 9e       	mul	r7, r31
    1ea4:	30 0d       	add	r19, r0
    1ea6:	11 24       	eor	r1, r1
    1ea8:	73 2e       	mov	r7, r19
    1eaa:	13 c0       	rjmp	.+38     	; 0x1ed2 <vfprintf+0x100>
    1eac:	4a e0       	ldi	r20, 0x0A	; 10
    1eae:	64 9e       	mul	r6, r20
    1eb0:	30 0d       	add	r19, r0
    1eb2:	11 24       	eor	r1, r1
    1eb4:	63 2e       	mov	r6, r19
    1eb6:	20 62       	ori	r18, 0x20	; 32
    1eb8:	0c c0       	rjmp	.+24     	; 0x1ed2 <vfprintf+0x100>
    1eba:	8e 32       	cpi	r24, 0x2E	; 46
    1ebc:	21 f4       	brne	.+8      	; 0x1ec6 <vfprintf+0xf4>
    1ebe:	26 fd       	sbrc	r18, 6
    1ec0:	13 c3       	rjmp	.+1574   	; 0x24e8 <vfprintf+0x716>
    1ec2:	20 64       	ori	r18, 0x40	; 64
    1ec4:	06 c0       	rjmp	.+12     	; 0x1ed2 <vfprintf+0x100>
    1ec6:	8c 36       	cpi	r24, 0x6C	; 108
    1ec8:	11 f4       	brne	.+4      	; 0x1ece <vfprintf+0xfc>
    1eca:	20 68       	ori	r18, 0x80	; 128
    1ecc:	02 c0       	rjmp	.+4      	; 0x1ed2 <vfprintf+0x100>
    1ece:	88 36       	cpi	r24, 0x68	; 104
    1ed0:	41 f4       	brne	.+16     	; 0x1ee2 <vfprintf+0x110>
    1ed2:	f1 01       	movw	r30, r2
    1ed4:	93 fd       	sbrc	r25, 3
    1ed6:	85 91       	lpm	r24, Z+
    1ed8:	93 ff       	sbrs	r25, 3
    1eda:	81 91       	ld	r24, Z+
    1edc:	1f 01       	movw	r2, r30
    1ede:	81 11       	cpse	r24, r1
    1ee0:	c0 cf       	rjmp	.-128    	; 0x1e62 <vfprintf+0x90>
    1ee2:	98 2f       	mov	r25, r24
    1ee4:	95 54       	subi	r25, 0x45	; 69
    1ee6:	93 30       	cpi	r25, 0x03	; 3
    1ee8:	18 f4       	brcc	.+6      	; 0x1ef0 <vfprintf+0x11e>
    1eea:	20 61       	ori	r18, 0x10	; 16
    1eec:	80 5e       	subi	r24, 0xE0	; 224
    1eee:	06 c0       	rjmp	.+12     	; 0x1efc <vfprintf+0x12a>
    1ef0:	98 2f       	mov	r25, r24
    1ef2:	95 56       	subi	r25, 0x65	; 101
    1ef4:	93 30       	cpi	r25, 0x03	; 3
    1ef6:	08 f0       	brcs	.+2      	; 0x1efa <vfprintf+0x128>
    1ef8:	a4 c1       	rjmp	.+840    	; 0x2242 <vfprintf+0x470>
    1efa:	2f 7e       	andi	r18, 0xEF	; 239
    1efc:	26 fd       	sbrc	r18, 6
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <vfprintf+0x132>
    1f00:	16 e0       	ldi	r17, 0x06	; 6
    1f02:	71 2e       	mov	r7, r17
    1f04:	bf e3       	ldi	r27, 0x3F	; 63
    1f06:	5b 2e       	mov	r5, r27
    1f08:	52 22       	and	r5, r18
    1f0a:	85 36       	cpi	r24, 0x65	; 101
    1f0c:	19 f4       	brne	.+6      	; 0x1f14 <vfprintf+0x142>
    1f0e:	f0 e4       	ldi	r31, 0x40	; 64
    1f10:	5f 2a       	or	r5, r31
    1f12:	07 c0       	rjmp	.+14     	; 0x1f22 <vfprintf+0x150>
    1f14:	86 36       	cpi	r24, 0x66	; 102
    1f16:	19 f4       	brne	.+6      	; 0x1f1e <vfprintf+0x14c>
    1f18:	40 e8       	ldi	r20, 0x80	; 128
    1f1a:	54 2a       	or	r5, r20
    1f1c:	02 c0       	rjmp	.+4      	; 0x1f22 <vfprintf+0x150>
    1f1e:	71 10       	cpse	r7, r1
    1f20:	7a 94       	dec	r7
    1f22:	57 fe       	sbrs	r5, 7
    1f24:	07 c0       	rjmp	.+14     	; 0x1f34 <vfprintf+0x162>
    1f26:	5b e3       	ldi	r21, 0x3B	; 59
    1f28:	57 15       	cp	r21, r7
    1f2a:	48 f0       	brcs	.+18     	; 0x1f3e <vfprintf+0x16c>
    1f2c:	47 2c       	mov	r4, r7
    1f2e:	43 94       	inc	r4
    1f30:	27 e0       	ldi	r18, 0x07	; 7
    1f32:	0d c0       	rjmp	.+26     	; 0x1f4e <vfprintf+0x17c>
    1f34:	87 e0       	ldi	r24, 0x07	; 7
    1f36:	87 15       	cp	r24, r7
    1f38:	30 f0       	brcs	.+12     	; 0x1f46 <vfprintf+0x174>
    1f3a:	27 2d       	mov	r18, r7
    1f3c:	07 c0       	rjmp	.+14     	; 0x1f4c <vfprintf+0x17a>
    1f3e:	27 e0       	ldi	r18, 0x07	; 7
    1f40:	ac e3       	ldi	r26, 0x3C	; 60
    1f42:	4a 2e       	mov	r4, r26
    1f44:	04 c0       	rjmp	.+8      	; 0x1f4e <vfprintf+0x17c>
    1f46:	27 e0       	ldi	r18, 0x07	; 7
    1f48:	f7 e0       	ldi	r31, 0x07	; 7
    1f4a:	7f 2e       	mov	r7, r31
    1f4c:	41 2c       	mov	r4, r1
    1f4e:	56 01       	movw	r10, r12
    1f50:	94 e0       	ldi	r25, 0x04	; 4
    1f52:	a9 0e       	add	r10, r25
    1f54:	b1 1c       	adc	r11, r1
    1f56:	f6 01       	movw	r30, r12
    1f58:	60 81       	ld	r22, Z
    1f5a:	71 81       	ldd	r23, Z+1	; 0x01
    1f5c:	82 81       	ldd	r24, Z+2	; 0x02
    1f5e:	93 81       	ldd	r25, Z+3	; 0x03
    1f60:	04 2d       	mov	r16, r4
    1f62:	a4 01       	movw	r20, r8
    1f64:	0e 94 9c 16 	call	0x2d38	; 0x2d38 <__ftoa_engine>
    1f68:	8c 01       	movw	r16, r24
    1f6a:	49 81       	ldd	r20, Y+1	; 0x01
    1f6c:	4c 87       	std	Y+12, r20	; 0x0c
    1f6e:	40 ff       	sbrs	r20, 0
    1f70:	02 c0       	rjmp	.+4      	; 0x1f76 <vfprintf+0x1a4>
    1f72:	43 ff       	sbrs	r20, 3
    1f74:	07 c0       	rjmp	.+14     	; 0x1f84 <vfprintf+0x1b2>
    1f76:	51 fc       	sbrc	r5, 1
    1f78:	08 c0       	rjmp	.+16     	; 0x1f8a <vfprintf+0x1b8>
    1f7a:	52 fe       	sbrs	r5, 2
    1f7c:	09 c0       	rjmp	.+18     	; 0x1f90 <vfprintf+0x1be>
    1f7e:	e0 e2       	ldi	r30, 0x20	; 32
    1f80:	de 2e       	mov	r13, r30
    1f82:	07 c0       	rjmp	.+14     	; 0x1f92 <vfprintf+0x1c0>
    1f84:	7d e2       	ldi	r23, 0x2D	; 45
    1f86:	d7 2e       	mov	r13, r23
    1f88:	04 c0       	rjmp	.+8      	; 0x1f92 <vfprintf+0x1c0>
    1f8a:	6b e2       	ldi	r22, 0x2B	; 43
    1f8c:	d6 2e       	mov	r13, r22
    1f8e:	01 c0       	rjmp	.+2      	; 0x1f92 <vfprintf+0x1c0>
    1f90:	d1 2c       	mov	r13, r1
    1f92:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f94:	8c 70       	andi	r24, 0x0C	; 12
    1f96:	a1 f1       	breq	.+104    	; 0x2000 <vfprintf+0x22e>
    1f98:	dd 20       	and	r13, r13
    1f9a:	11 f0       	breq	.+4      	; 0x1fa0 <vfprintf+0x1ce>
    1f9c:	84 e0       	ldi	r24, 0x04	; 4
    1f9e:	01 c0       	rjmp	.+2      	; 0x1fa2 <vfprintf+0x1d0>
    1fa0:	83 e0       	ldi	r24, 0x03	; 3
    1fa2:	86 15       	cp	r24, r6
    1fa4:	10 f0       	brcs	.+4      	; 0x1faa <vfprintf+0x1d8>
    1fa6:	61 2c       	mov	r6, r1
    1fa8:	0b c0       	rjmp	.+22     	; 0x1fc0 <vfprintf+0x1ee>
    1faa:	68 1a       	sub	r6, r24
    1fac:	53 fc       	sbrc	r5, 3
    1fae:	08 c0       	rjmp	.+16     	; 0x1fc0 <vfprintf+0x1ee>
    1fb0:	b7 01       	movw	r22, r14
    1fb2:	80 e2       	ldi	r24, 0x20	; 32
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    1fba:	6a 94       	dec	r6
    1fbc:	c9 f7       	brne	.-14     	; 0x1fb0 <vfprintf+0x1de>
    1fbe:	f3 cf       	rjmp	.-26     	; 0x1fa6 <vfprintf+0x1d4>
    1fc0:	dd 20       	and	r13, r13
    1fc2:	29 f0       	breq	.+10     	; 0x1fce <vfprintf+0x1fc>
    1fc4:	b7 01       	movw	r22, r14
    1fc6:	8d 2d       	mov	r24, r13
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    1fce:	5c 85       	ldd	r21, Y+12	; 0x0c
    1fd0:	53 fd       	sbrc	r21, 3
    1fd2:	03 c0       	rjmp	.+6      	; 0x1fda <vfprintf+0x208>
    1fd4:	0a e7       	ldi	r16, 0x7A	; 122
    1fd6:	11 e0       	ldi	r17, 0x01	; 1
    1fd8:	0c c0       	rjmp	.+24     	; 0x1ff2 <vfprintf+0x220>
    1fda:	06 e7       	ldi	r16, 0x76	; 118
    1fdc:	11 e0       	ldi	r17, 0x01	; 1
    1fde:	09 c0       	rjmp	.+18     	; 0x1ff2 <vfprintf+0x220>
    1fe0:	51 10       	cpse	r5, r1
    1fe2:	80 52       	subi	r24, 0x20	; 32
    1fe4:	b7 01       	movw	r22, r14
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    1fec:	0f 5f       	subi	r16, 0xFF	; 255
    1fee:	1f 4f       	sbci	r17, 0xFF	; 255
    1ff0:	02 c0       	rjmp	.+4      	; 0x1ff6 <vfprintf+0x224>
    1ff2:	80 e1       	ldi	r24, 0x10	; 16
    1ff4:	58 22       	and	r5, r24
    1ff6:	f8 01       	movw	r30, r16
    1ff8:	84 91       	lpm	r24, Z
    1ffa:	81 11       	cpse	r24, r1
    1ffc:	f1 cf       	rjmp	.-30     	; 0x1fe0 <vfprintf+0x20e>
    1ffe:	71 c2       	rjmp	.+1250   	; 0x24e2 <vfprintf+0x710>
    2000:	57 fe       	sbrs	r5, 7
    2002:	0e c0       	rjmp	.+28     	; 0x2020 <vfprintf+0x24e>
    2004:	40 0e       	add	r4, r16
    2006:	4c 85       	ldd	r20, Y+12	; 0x0c
    2008:	44 ff       	sbrs	r20, 4
    200a:	04 c0       	rjmp	.+8      	; 0x2014 <vfprintf+0x242>
    200c:	8a 81       	ldd	r24, Y+2	; 0x02
    200e:	81 33       	cpi	r24, 0x31	; 49
    2010:	09 f4       	brne	.+2      	; 0x2014 <vfprintf+0x242>
    2012:	4a 94       	dec	r4
    2014:	14 14       	cp	r1, r4
    2016:	4c f5       	brge	.+82     	; 0x206a <vfprintf+0x298>
    2018:	58 e0       	ldi	r21, 0x08	; 8
    201a:	54 15       	cp	r21, r4
    201c:	48 f1       	brcs	.+82     	; 0x2070 <vfprintf+0x29e>
    201e:	2c c0       	rjmp	.+88     	; 0x2078 <vfprintf+0x2a6>
    2020:	56 fc       	sbrc	r5, 6
    2022:	2a c0       	rjmp	.+84     	; 0x2078 <vfprintf+0x2a6>
    2024:	87 2d       	mov	r24, r7
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	80 17       	cp	r24, r16
    202a:	91 07       	cpc	r25, r17
    202c:	44 f0       	brlt	.+16     	; 0x203e <vfprintf+0x26c>
    202e:	0c 3f       	cpi	r16, 0xFC	; 252
    2030:	8f ef       	ldi	r24, 0xFF	; 255
    2032:	18 07       	cpc	r17, r24
    2034:	24 f0       	brlt	.+8      	; 0x203e <vfprintf+0x26c>
    2036:	90 e8       	ldi	r25, 0x80	; 128
    2038:	59 2a       	or	r5, r25
    203a:	01 c0       	rjmp	.+2      	; 0x203e <vfprintf+0x26c>
    203c:	7a 94       	dec	r7
    203e:	77 20       	and	r7, r7
    2040:	49 f0       	breq	.+18     	; 0x2054 <vfprintf+0x282>
    2042:	e2 e0       	ldi	r30, 0x02	; 2
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	ec 0f       	add	r30, r28
    2048:	fd 1f       	adc	r31, r29
    204a:	e7 0d       	add	r30, r7
    204c:	f1 1d       	adc	r31, r1
    204e:	80 81       	ld	r24, Z
    2050:	80 33       	cpi	r24, 0x30	; 48
    2052:	a1 f3       	breq	.-24     	; 0x203c <vfprintf+0x26a>
    2054:	57 fe       	sbrs	r5, 7
    2056:	10 c0       	rjmp	.+32     	; 0x2078 <vfprintf+0x2a6>
    2058:	47 2c       	mov	r4, r7
    205a:	43 94       	inc	r4
    205c:	87 2d       	mov	r24, r7
    205e:	90 e0       	ldi	r25, 0x00	; 0
    2060:	08 17       	cp	r16, r24
    2062:	19 07       	cpc	r17, r25
    2064:	44 f4       	brge	.+16     	; 0x2076 <vfprintf+0x2a4>
    2066:	70 1a       	sub	r7, r16
    2068:	07 c0       	rjmp	.+14     	; 0x2078 <vfprintf+0x2a6>
    206a:	44 24       	eor	r4, r4
    206c:	43 94       	inc	r4
    206e:	04 c0       	rjmp	.+8      	; 0x2078 <vfprintf+0x2a6>
    2070:	58 e0       	ldi	r21, 0x08	; 8
    2072:	45 2e       	mov	r4, r21
    2074:	01 c0       	rjmp	.+2      	; 0x2078 <vfprintf+0x2a6>
    2076:	71 2c       	mov	r7, r1
    2078:	57 fe       	sbrs	r5, 7
    207a:	07 c0       	rjmp	.+14     	; 0x208a <vfprintf+0x2b8>
    207c:	10 16       	cp	r1, r16
    207e:	11 06       	cpc	r1, r17
    2080:	3c f4       	brge	.+14     	; 0x2090 <vfprintf+0x2be>
    2082:	98 01       	movw	r18, r16
    2084:	2f 5f       	subi	r18, 0xFF	; 255
    2086:	3f 4f       	sbci	r19, 0xFF	; 255
    2088:	05 c0       	rjmp	.+10     	; 0x2094 <vfprintf+0x2c2>
    208a:	25 e0       	ldi	r18, 0x05	; 5
    208c:	30 e0       	ldi	r19, 0x00	; 0
    208e:	02 c0       	rjmp	.+4      	; 0x2094 <vfprintf+0x2c2>
    2090:	21 e0       	ldi	r18, 0x01	; 1
    2092:	30 e0       	ldi	r19, 0x00	; 0
    2094:	dd 20       	and	r13, r13
    2096:	11 f0       	breq	.+4      	; 0x209c <vfprintf+0x2ca>
    2098:	2f 5f       	subi	r18, 0xFF	; 255
    209a:	3f 4f       	sbci	r19, 0xFF	; 255
    209c:	77 20       	and	r7, r7
    209e:	31 f0       	breq	.+12     	; 0x20ac <vfprintf+0x2da>
    20a0:	47 2d       	mov	r20, r7
    20a2:	50 e0       	ldi	r21, 0x00	; 0
    20a4:	4f 5f       	subi	r20, 0xFF	; 255
    20a6:	5f 4f       	sbci	r21, 0xFF	; 255
    20a8:	24 0f       	add	r18, r20
    20aa:	35 1f       	adc	r19, r21
    20ac:	46 2d       	mov	r20, r6
    20ae:	50 e0       	ldi	r21, 0x00	; 0
    20b0:	24 17       	cp	r18, r20
    20b2:	35 07       	cpc	r19, r21
    20b4:	14 f4       	brge	.+4      	; 0x20ba <vfprintf+0x2e8>
    20b6:	62 1a       	sub	r6, r18
    20b8:	01 c0       	rjmp	.+2      	; 0x20bc <vfprintf+0x2ea>
    20ba:	61 2c       	mov	r6, r1
    20bc:	85 2d       	mov	r24, r5
    20be:	89 70       	andi	r24, 0x09	; 9
    20c0:	49 f4       	brne	.+18     	; 0x20d4 <vfprintf+0x302>
    20c2:	06 c0       	rjmp	.+12     	; 0x20d0 <vfprintf+0x2fe>
    20c4:	b7 01       	movw	r22, r14
    20c6:	80 e2       	ldi	r24, 0x20	; 32
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    20ce:	6a 94       	dec	r6
    20d0:	61 10       	cpse	r6, r1
    20d2:	f8 cf       	rjmp	.-16     	; 0x20c4 <vfprintf+0x2f2>
    20d4:	dd 20       	and	r13, r13
    20d6:	29 f0       	breq	.+10     	; 0x20e2 <vfprintf+0x310>
    20d8:	b7 01       	movw	r22, r14
    20da:	8d 2d       	mov	r24, r13
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    20e2:	53 fc       	sbrc	r5, 3
    20e4:	09 c0       	rjmp	.+18     	; 0x20f8 <vfprintf+0x326>
    20e6:	06 c0       	rjmp	.+12     	; 0x20f4 <vfprintf+0x322>
    20e8:	b7 01       	movw	r22, r14
    20ea:	80 e3       	ldi	r24, 0x30	; 48
    20ec:	90 e0       	ldi	r25, 0x00	; 0
    20ee:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    20f2:	6a 94       	dec	r6
    20f4:	61 10       	cpse	r6, r1
    20f6:	f8 cf       	rjmp	.-16     	; 0x20e8 <vfprintf+0x316>
    20f8:	57 fe       	sbrs	r5, 7
    20fa:	56 c0       	rjmp	.+172    	; 0x21a8 <vfprintf+0x3d6>
    20fc:	68 01       	movw	r12, r16
    20fe:	17 ff       	sbrs	r17, 7
    2100:	02 c0       	rjmp	.+4      	; 0x2106 <vfprintf+0x334>
    2102:	c1 2c       	mov	r12, r1
    2104:	d1 2c       	mov	r13, r1
    2106:	20 e0       	ldi	r18, 0x00	; 0
    2108:	30 e0       	ldi	r19, 0x00	; 0
    210a:	a8 01       	movw	r20, r16
    210c:	44 19       	sub	r20, r4
    210e:	51 09       	sbc	r21, r1
    2110:	5e 87       	std	Y+14, r21	; 0x0e
    2112:	4d 87       	std	Y+13, r20	; 0x0d
    2114:	28 01       	movw	r4, r16
    2116:	4c 18       	sub	r4, r12
    2118:	5d 08       	sbc	r5, r13
    211a:	48 0c       	add	r4, r8
    211c:	59 1c       	adc	r5, r9
    211e:	87 2d       	mov	r24, r7
    2120:	90 e0       	ldi	r25, 0x00	; 0
    2122:	44 27       	eor	r20, r20
    2124:	55 27       	eor	r21, r21
    2126:	48 1b       	sub	r20, r24
    2128:	59 0b       	sbc	r21, r25
    212a:	58 8b       	std	Y+16, r21	; 0x10
    212c:	4f 87       	std	Y+15, r20	; 0x0f
    212e:	5f ef       	ldi	r21, 0xFF	; 255
    2130:	c5 16       	cp	r12, r21
    2132:	d5 06       	cpc	r13, r21
    2134:	49 f4       	brne	.+18     	; 0x2148 <vfprintf+0x376>
    2136:	b7 01       	movw	r22, r14
    2138:	8e e2       	ldi	r24, 0x2E	; 46
    213a:	90 e0       	ldi	r25, 0x00	; 0
    213c:	2a 8b       	std	Y+18, r18	; 0x12
    213e:	39 8b       	std	Y+17, r19	; 0x11
    2140:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2144:	39 89       	ldd	r19, Y+17	; 0x11
    2146:	2a 89       	ldd	r18, Y+18	; 0x12
    2148:	0c 15       	cp	r16, r12
    214a:	1d 05       	cpc	r17, r13
    214c:	54 f0       	brlt	.+20     	; 0x2162 <vfprintf+0x390>
    214e:	4d 85       	ldd	r20, Y+13	; 0x0d
    2150:	5e 85       	ldd	r21, Y+14	; 0x0e
    2152:	4c 15       	cp	r20, r12
    2154:	5d 05       	cpc	r21, r13
    2156:	2c f4       	brge	.+10     	; 0x2162 <vfprintf+0x390>
    2158:	f2 01       	movw	r30, r4
    215a:	e2 0f       	add	r30, r18
    215c:	f3 1f       	adc	r31, r19
    215e:	81 81       	ldd	r24, Z+1	; 0x01
    2160:	01 c0       	rjmp	.+2      	; 0x2164 <vfprintf+0x392>
    2162:	80 e3       	ldi	r24, 0x30	; 48
    2164:	51 e0       	ldi	r21, 0x01	; 1
    2166:	c5 1a       	sub	r12, r21
    2168:	d1 08       	sbc	r13, r1
    216a:	2f 5f       	subi	r18, 0xFF	; 255
    216c:	3f 4f       	sbci	r19, 0xFF	; 255
    216e:	4f 85       	ldd	r20, Y+15	; 0x0f
    2170:	58 89       	ldd	r21, Y+16	; 0x10
    2172:	c4 16       	cp	r12, r20
    2174:	d5 06       	cpc	r13, r21
    2176:	4c f0       	brlt	.+18     	; 0x218a <vfprintf+0x3b8>
    2178:	b7 01       	movw	r22, r14
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	2a 8b       	std	Y+18, r18	; 0x12
    217e:	39 8b       	std	Y+17, r19	; 0x11
    2180:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2184:	2a 89       	ldd	r18, Y+18	; 0x12
    2186:	39 89       	ldd	r19, Y+17	; 0x11
    2188:	d2 cf       	rjmp	.-92     	; 0x212e <vfprintf+0x35c>
    218a:	c0 16       	cp	r12, r16
    218c:	d1 06       	cpc	r13, r17
    218e:	49 f4       	brne	.+18     	; 0x21a2 <vfprintf+0x3d0>
    2190:	9a 81       	ldd	r25, Y+2	; 0x02
    2192:	96 33       	cpi	r25, 0x36	; 54
    2194:	28 f4       	brcc	.+10     	; 0x21a0 <vfprintf+0x3ce>
    2196:	95 33       	cpi	r25, 0x35	; 53
    2198:	21 f4       	brne	.+8      	; 0x21a2 <vfprintf+0x3d0>
    219a:	5c 85       	ldd	r21, Y+12	; 0x0c
    219c:	54 fd       	sbrc	r21, 4
    219e:	01 c0       	rjmp	.+2      	; 0x21a2 <vfprintf+0x3d0>
    21a0:	81 e3       	ldi	r24, 0x31	; 49
    21a2:	b7 01       	movw	r22, r14
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	4a c0       	rjmp	.+148    	; 0x223c <vfprintf+0x46a>
    21a8:	8a 81       	ldd	r24, Y+2	; 0x02
    21aa:	81 33       	cpi	r24, 0x31	; 49
    21ac:	19 f0       	breq	.+6      	; 0x21b4 <vfprintf+0x3e2>
    21ae:	4c 85       	ldd	r20, Y+12	; 0x0c
    21b0:	4f 7e       	andi	r20, 0xEF	; 239
    21b2:	4c 87       	std	Y+12, r20	; 0x0c
    21b4:	b7 01       	movw	r22, r14
    21b6:	90 e0       	ldi	r25, 0x00	; 0
    21b8:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    21bc:	71 10       	cpse	r7, r1
    21be:	05 c0       	rjmp	.+10     	; 0x21ca <vfprintf+0x3f8>
    21c0:	54 fe       	sbrs	r5, 4
    21c2:	16 c0       	rjmp	.+44     	; 0x21f0 <vfprintf+0x41e>
    21c4:	85 e4       	ldi	r24, 0x45	; 69
    21c6:	90 e0       	ldi	r25, 0x00	; 0
    21c8:	15 c0       	rjmp	.+42     	; 0x21f4 <vfprintf+0x422>
    21ca:	b7 01       	movw	r22, r14
    21cc:	8e e2       	ldi	r24, 0x2E	; 46
    21ce:	90 e0       	ldi	r25, 0x00	; 0
    21d0:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    21d4:	42 e0       	ldi	r20, 0x02	; 2
    21d6:	d4 2e       	mov	r13, r20
    21d8:	f4 01       	movw	r30, r8
    21da:	ed 0d       	add	r30, r13
    21dc:	f1 1d       	adc	r31, r1
    21de:	d3 94       	inc	r13
    21e0:	b7 01       	movw	r22, r14
    21e2:	80 81       	ld	r24, Z
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    21ea:	7a 94       	dec	r7
    21ec:	a9 f7       	brne	.-22     	; 0x21d8 <vfprintf+0x406>
    21ee:	e8 cf       	rjmp	.-48     	; 0x21c0 <vfprintf+0x3ee>
    21f0:	85 e6       	ldi	r24, 0x65	; 101
    21f2:	90 e0       	ldi	r25, 0x00	; 0
    21f4:	b7 01       	movw	r22, r14
    21f6:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    21fa:	17 fd       	sbrc	r17, 7
    21fc:	06 c0       	rjmp	.+12     	; 0x220a <vfprintf+0x438>
    21fe:	01 15       	cp	r16, r1
    2200:	11 05       	cpc	r17, r1
    2202:	41 f4       	brne	.+16     	; 0x2214 <vfprintf+0x442>
    2204:	5c 85       	ldd	r21, Y+12	; 0x0c
    2206:	54 ff       	sbrs	r21, 4
    2208:	05 c0       	rjmp	.+10     	; 0x2214 <vfprintf+0x442>
    220a:	11 95       	neg	r17
    220c:	01 95       	neg	r16
    220e:	11 09       	sbc	r17, r1
    2210:	8d e2       	ldi	r24, 0x2D	; 45
    2212:	01 c0       	rjmp	.+2      	; 0x2216 <vfprintf+0x444>
    2214:	8b e2       	ldi	r24, 0x2B	; 43
    2216:	b7 01       	movw	r22, r14
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    221e:	80 e3       	ldi	r24, 0x30	; 48
    2220:	03 c0       	rjmp	.+6      	; 0x2228 <vfprintf+0x456>
    2222:	8f 5f       	subi	r24, 0xFF	; 255
    2224:	0a 50       	subi	r16, 0x0A	; 10
    2226:	11 09       	sbc	r17, r1
    2228:	0a 30       	cpi	r16, 0x0A	; 10
    222a:	11 05       	cpc	r17, r1
    222c:	d4 f7       	brge	.-12     	; 0x2222 <vfprintf+0x450>
    222e:	b7 01       	movw	r22, r14
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2236:	b7 01       	movw	r22, r14
    2238:	c8 01       	movw	r24, r16
    223a:	c0 96       	adiw	r24, 0x30	; 48
    223c:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2240:	50 c1       	rjmp	.+672    	; 0x24e2 <vfprintf+0x710>
    2242:	83 36       	cpi	r24, 0x63	; 99
    2244:	31 f0       	breq	.+12     	; 0x2252 <vfprintf+0x480>
    2246:	83 37       	cpi	r24, 0x73	; 115
    2248:	81 f0       	breq	.+32     	; 0x226a <vfprintf+0x498>
    224a:	83 35       	cpi	r24, 0x53	; 83
    224c:	09 f0       	breq	.+2      	; 0x2250 <vfprintf+0x47e>
    224e:	5e c0       	rjmp	.+188    	; 0x230c <vfprintf+0x53a>
    2250:	24 c0       	rjmp	.+72     	; 0x229a <vfprintf+0x4c8>
    2252:	56 01       	movw	r10, r12
    2254:	82 e0       	ldi	r24, 0x02	; 2
    2256:	a8 0e       	add	r10, r24
    2258:	b1 1c       	adc	r11, r1
    225a:	f6 01       	movw	r30, r12
    225c:	80 81       	ld	r24, Z
    225e:	89 83       	std	Y+1, r24	; 0x01
    2260:	cc 24       	eor	r12, r12
    2262:	c3 94       	inc	r12
    2264:	d1 2c       	mov	r13, r1
    2266:	84 01       	movw	r16, r8
    2268:	14 c0       	rjmp	.+40     	; 0x2292 <vfprintf+0x4c0>
    226a:	56 01       	movw	r10, r12
    226c:	f2 e0       	ldi	r31, 0x02	; 2
    226e:	af 0e       	add	r10, r31
    2270:	b1 1c       	adc	r11, r1
    2272:	f6 01       	movw	r30, r12
    2274:	00 81       	ld	r16, Z
    2276:	11 81       	ldd	r17, Z+1	; 0x01
    2278:	26 ff       	sbrs	r18, 6
    227a:	03 c0       	rjmp	.+6      	; 0x2282 <vfprintf+0x4b0>
    227c:	67 2d       	mov	r22, r7
    227e:	70 e0       	ldi	r23, 0x00	; 0
    2280:	02 c0       	rjmp	.+4      	; 0x2286 <vfprintf+0x4b4>
    2282:	6f ef       	ldi	r22, 0xFF	; 255
    2284:	7f ef       	ldi	r23, 0xFF	; 255
    2286:	c8 01       	movw	r24, r16
    2288:	2a 8b       	std	Y+18, r18	; 0x12
    228a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <strnlen>
    228e:	6c 01       	movw	r12, r24
    2290:	2a 89       	ldd	r18, Y+18	; 0x12
    2292:	9f e7       	ldi	r25, 0x7F	; 127
    2294:	59 2e       	mov	r5, r25
    2296:	52 22       	and	r5, r18
    2298:	17 c0       	rjmp	.+46     	; 0x22c8 <vfprintf+0x4f6>
    229a:	56 01       	movw	r10, r12
    229c:	f2 e0       	ldi	r31, 0x02	; 2
    229e:	af 0e       	add	r10, r31
    22a0:	b1 1c       	adc	r11, r1
    22a2:	f6 01       	movw	r30, r12
    22a4:	00 81       	ld	r16, Z
    22a6:	11 81       	ldd	r17, Z+1	; 0x01
    22a8:	26 ff       	sbrs	r18, 6
    22aa:	03 c0       	rjmp	.+6      	; 0x22b2 <vfprintf+0x4e0>
    22ac:	67 2d       	mov	r22, r7
    22ae:	70 e0       	ldi	r23, 0x00	; 0
    22b0:	02 c0       	rjmp	.+4      	; 0x22b6 <vfprintf+0x4e4>
    22b2:	6f ef       	ldi	r22, 0xFF	; 255
    22b4:	7f ef       	ldi	r23, 0xFF	; 255
    22b6:	c8 01       	movw	r24, r16
    22b8:	2a 8b       	std	Y+18, r18	; 0x12
    22ba:	0e 94 74 17 	call	0x2ee8	; 0x2ee8 <strnlen_P>
    22be:	6c 01       	movw	r12, r24
    22c0:	2a 89       	ldd	r18, Y+18	; 0x12
    22c2:	80 e8       	ldi	r24, 0x80	; 128
    22c4:	58 2e       	mov	r5, r24
    22c6:	52 2a       	or	r5, r18
    22c8:	53 fc       	sbrc	r5, 3
    22ca:	1c c0       	rjmp	.+56     	; 0x2304 <vfprintf+0x532>
    22cc:	06 c0       	rjmp	.+12     	; 0x22da <vfprintf+0x508>
    22ce:	b7 01       	movw	r22, r14
    22d0:	80 e2       	ldi	r24, 0x20	; 32
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    22d8:	6a 94       	dec	r6
    22da:	86 2d       	mov	r24, r6
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	c8 16       	cp	r12, r24
    22e0:	d9 06       	cpc	r13, r25
    22e2:	a8 f3       	brcs	.-22     	; 0x22ce <vfprintf+0x4fc>
    22e4:	0f c0       	rjmp	.+30     	; 0x2304 <vfprintf+0x532>
    22e6:	f8 01       	movw	r30, r16
    22e8:	57 fc       	sbrc	r5, 7
    22ea:	85 91       	lpm	r24, Z+
    22ec:	57 fe       	sbrs	r5, 7
    22ee:	81 91       	ld	r24, Z+
    22f0:	8f 01       	movw	r16, r30
    22f2:	b7 01       	movw	r22, r14
    22f4:	90 e0       	ldi	r25, 0x00	; 0
    22f6:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    22fa:	61 10       	cpse	r6, r1
    22fc:	6a 94       	dec	r6
    22fe:	f1 e0       	ldi	r31, 0x01	; 1
    2300:	cf 1a       	sub	r12, r31
    2302:	d1 08       	sbc	r13, r1
    2304:	c1 14       	cp	r12, r1
    2306:	d1 04       	cpc	r13, r1
    2308:	71 f7       	brne	.-36     	; 0x22e6 <vfprintf+0x514>
    230a:	eb c0       	rjmp	.+470    	; 0x24e2 <vfprintf+0x710>
    230c:	84 36       	cpi	r24, 0x64	; 100
    230e:	11 f0       	breq	.+4      	; 0x2314 <vfprintf+0x542>
    2310:	89 36       	cpi	r24, 0x69	; 105
    2312:	51 f5       	brne	.+84     	; 0x2368 <vfprintf+0x596>
    2314:	56 01       	movw	r10, r12
    2316:	27 ff       	sbrs	r18, 7
    2318:	09 c0       	rjmp	.+18     	; 0x232c <vfprintf+0x55a>
    231a:	44 e0       	ldi	r20, 0x04	; 4
    231c:	a4 0e       	add	r10, r20
    231e:	b1 1c       	adc	r11, r1
    2320:	f6 01       	movw	r30, r12
    2322:	60 81       	ld	r22, Z
    2324:	71 81       	ldd	r23, Z+1	; 0x01
    2326:	82 81       	ldd	r24, Z+2	; 0x02
    2328:	93 81       	ldd	r25, Z+3	; 0x03
    232a:	0a c0       	rjmp	.+20     	; 0x2340 <vfprintf+0x56e>
    232c:	f2 e0       	ldi	r31, 0x02	; 2
    232e:	af 0e       	add	r10, r31
    2330:	b1 1c       	adc	r11, r1
    2332:	f6 01       	movw	r30, r12
    2334:	60 81       	ld	r22, Z
    2336:	71 81       	ldd	r23, Z+1	; 0x01
    2338:	88 27       	eor	r24, r24
    233a:	77 fd       	sbrc	r23, 7
    233c:	80 95       	com	r24
    233e:	98 2f       	mov	r25, r24
    2340:	12 2f       	mov	r17, r18
    2342:	1f 76       	andi	r17, 0x6F	; 111
    2344:	97 ff       	sbrs	r25, 7
    2346:	08 c0       	rjmp	.+16     	; 0x2358 <vfprintf+0x586>
    2348:	90 95       	com	r25
    234a:	80 95       	com	r24
    234c:	70 95       	com	r23
    234e:	61 95       	neg	r22
    2350:	7f 4f       	sbci	r23, 0xFF	; 255
    2352:	8f 4f       	sbci	r24, 0xFF	; 255
    2354:	9f 4f       	sbci	r25, 0xFF	; 255
    2356:	10 68       	ori	r17, 0x80	; 128
    2358:	2a e0       	ldi	r18, 0x0A	; 10
    235a:	30 e0       	ldi	r19, 0x00	; 0
    235c:	a4 01       	movw	r20, r8
    235e:	0e 94 3d 18 	call	0x307a	; 0x307a <__ultoa_invert>
    2362:	d8 2e       	mov	r13, r24
    2364:	d8 18       	sub	r13, r8
    2366:	40 c0       	rjmp	.+128    	; 0x23e8 <vfprintf+0x616>
    2368:	12 2f       	mov	r17, r18
    236a:	85 37       	cpi	r24, 0x75	; 117
    236c:	21 f4       	brne	.+8      	; 0x2376 <vfprintf+0x5a4>
    236e:	1f 7e       	andi	r17, 0xEF	; 239
    2370:	2a e0       	ldi	r18, 0x0A	; 10
    2372:	30 e0       	ldi	r19, 0x00	; 0
    2374:	1f c0       	rjmp	.+62     	; 0x23b4 <vfprintf+0x5e2>
    2376:	19 7f       	andi	r17, 0xF9	; 249
    2378:	8f 36       	cpi	r24, 0x6F	; 111
    237a:	a1 f0       	breq	.+40     	; 0x23a4 <vfprintf+0x5d2>
    237c:	20 f4       	brcc	.+8      	; 0x2386 <vfprintf+0x5b4>
    237e:	88 35       	cpi	r24, 0x58	; 88
    2380:	09 f0       	breq	.+2      	; 0x2384 <vfprintf+0x5b2>
    2382:	b2 c0       	rjmp	.+356    	; 0x24e8 <vfprintf+0x716>
    2384:	0b c0       	rjmp	.+22     	; 0x239c <vfprintf+0x5ca>
    2386:	80 37       	cpi	r24, 0x70	; 112
    2388:	21 f0       	breq	.+8      	; 0x2392 <vfprintf+0x5c0>
    238a:	88 37       	cpi	r24, 0x78	; 120
    238c:	09 f0       	breq	.+2      	; 0x2390 <vfprintf+0x5be>
    238e:	ac c0       	rjmp	.+344    	; 0x24e8 <vfprintf+0x716>
    2390:	01 c0       	rjmp	.+2      	; 0x2394 <vfprintf+0x5c2>
    2392:	10 61       	ori	r17, 0x10	; 16
    2394:	14 ff       	sbrs	r17, 4
    2396:	09 c0       	rjmp	.+18     	; 0x23aa <vfprintf+0x5d8>
    2398:	14 60       	ori	r17, 0x04	; 4
    239a:	07 c0       	rjmp	.+14     	; 0x23aa <vfprintf+0x5d8>
    239c:	24 ff       	sbrs	r18, 4
    239e:	08 c0       	rjmp	.+16     	; 0x23b0 <vfprintf+0x5de>
    23a0:	16 60       	ori	r17, 0x06	; 6
    23a2:	06 c0       	rjmp	.+12     	; 0x23b0 <vfprintf+0x5de>
    23a4:	28 e0       	ldi	r18, 0x08	; 8
    23a6:	30 e0       	ldi	r19, 0x00	; 0
    23a8:	05 c0       	rjmp	.+10     	; 0x23b4 <vfprintf+0x5e2>
    23aa:	20 e1       	ldi	r18, 0x10	; 16
    23ac:	30 e0       	ldi	r19, 0x00	; 0
    23ae:	02 c0       	rjmp	.+4      	; 0x23b4 <vfprintf+0x5e2>
    23b0:	20 e1       	ldi	r18, 0x10	; 16
    23b2:	32 e0       	ldi	r19, 0x02	; 2
    23b4:	56 01       	movw	r10, r12
    23b6:	17 ff       	sbrs	r17, 7
    23b8:	09 c0       	rjmp	.+18     	; 0x23cc <vfprintf+0x5fa>
    23ba:	f4 e0       	ldi	r31, 0x04	; 4
    23bc:	af 0e       	add	r10, r31
    23be:	b1 1c       	adc	r11, r1
    23c0:	f6 01       	movw	r30, r12
    23c2:	60 81       	ld	r22, Z
    23c4:	71 81       	ldd	r23, Z+1	; 0x01
    23c6:	82 81       	ldd	r24, Z+2	; 0x02
    23c8:	93 81       	ldd	r25, Z+3	; 0x03
    23ca:	08 c0       	rjmp	.+16     	; 0x23dc <vfprintf+0x60a>
    23cc:	f2 e0       	ldi	r31, 0x02	; 2
    23ce:	af 0e       	add	r10, r31
    23d0:	b1 1c       	adc	r11, r1
    23d2:	f6 01       	movw	r30, r12
    23d4:	60 81       	ld	r22, Z
    23d6:	71 81       	ldd	r23, Z+1	; 0x01
    23d8:	80 e0       	ldi	r24, 0x00	; 0
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	a4 01       	movw	r20, r8
    23de:	0e 94 3d 18 	call	0x307a	; 0x307a <__ultoa_invert>
    23e2:	d8 2e       	mov	r13, r24
    23e4:	d8 18       	sub	r13, r8
    23e6:	1f 77       	andi	r17, 0x7F	; 127
    23e8:	16 ff       	sbrs	r17, 6
    23ea:	0b c0       	rjmp	.+22     	; 0x2402 <vfprintf+0x630>
    23ec:	21 2f       	mov	r18, r17
    23ee:	2e 7f       	andi	r18, 0xFE	; 254
    23f0:	d7 14       	cp	r13, r7
    23f2:	50 f4       	brcc	.+20     	; 0x2408 <vfprintf+0x636>
    23f4:	14 ff       	sbrs	r17, 4
    23f6:	0a c0       	rjmp	.+20     	; 0x240c <vfprintf+0x63a>
    23f8:	12 fd       	sbrc	r17, 2
    23fa:	08 c0       	rjmp	.+16     	; 0x240c <vfprintf+0x63a>
    23fc:	21 2f       	mov	r18, r17
    23fe:	2e 7e       	andi	r18, 0xEE	; 238
    2400:	05 c0       	rjmp	.+10     	; 0x240c <vfprintf+0x63a>
    2402:	0d 2d       	mov	r16, r13
    2404:	21 2f       	mov	r18, r17
    2406:	03 c0       	rjmp	.+6      	; 0x240e <vfprintf+0x63c>
    2408:	0d 2d       	mov	r16, r13
    240a:	01 c0       	rjmp	.+2      	; 0x240e <vfprintf+0x63c>
    240c:	07 2d       	mov	r16, r7
    240e:	24 ff       	sbrs	r18, 4
    2410:	0c c0       	rjmp	.+24     	; 0x242a <vfprintf+0x658>
    2412:	fe 01       	movw	r30, r28
    2414:	ed 0d       	add	r30, r13
    2416:	f1 1d       	adc	r31, r1
    2418:	80 81       	ld	r24, Z
    241a:	80 33       	cpi	r24, 0x30	; 48
    241c:	11 f4       	brne	.+4      	; 0x2422 <vfprintf+0x650>
    241e:	29 7e       	andi	r18, 0xE9	; 233
    2420:	08 c0       	rjmp	.+16     	; 0x2432 <vfprintf+0x660>
    2422:	22 ff       	sbrs	r18, 2
    2424:	05 c0       	rjmp	.+10     	; 0x2430 <vfprintf+0x65e>
    2426:	0e 5f       	subi	r16, 0xFE	; 254
    2428:	04 c0       	rjmp	.+8      	; 0x2432 <vfprintf+0x660>
    242a:	82 2f       	mov	r24, r18
    242c:	86 78       	andi	r24, 0x86	; 134
    242e:	09 f0       	breq	.+2      	; 0x2432 <vfprintf+0x660>
    2430:	0f 5f       	subi	r16, 0xFF	; 255
    2432:	23 fd       	sbrc	r18, 3
    2434:	14 c0       	rjmp	.+40     	; 0x245e <vfprintf+0x68c>
    2436:	20 ff       	sbrs	r18, 0
    2438:	0f c0       	rjmp	.+30     	; 0x2458 <vfprintf+0x686>
    243a:	7d 2c       	mov	r7, r13
    243c:	06 15       	cp	r16, r6
    243e:	60 f4       	brcc	.+24     	; 0x2458 <vfprintf+0x686>
    2440:	76 0c       	add	r7, r6
    2442:	70 1a       	sub	r7, r16
    2444:	06 2d       	mov	r16, r6
    2446:	08 c0       	rjmp	.+16     	; 0x2458 <vfprintf+0x686>
    2448:	b7 01       	movw	r22, r14
    244a:	80 e2       	ldi	r24, 0x20	; 32
    244c:	90 e0       	ldi	r25, 0x00	; 0
    244e:	2a 8b       	std	Y+18, r18	; 0x12
    2450:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2454:	0f 5f       	subi	r16, 0xFF	; 255
    2456:	2a 89       	ldd	r18, Y+18	; 0x12
    2458:	06 15       	cp	r16, r6
    245a:	b0 f3       	brcs	.-20     	; 0x2448 <vfprintf+0x676>
    245c:	04 c0       	rjmp	.+8      	; 0x2466 <vfprintf+0x694>
    245e:	06 15       	cp	r16, r6
    2460:	10 f4       	brcc	.+4      	; 0x2466 <vfprintf+0x694>
    2462:	60 1a       	sub	r6, r16
    2464:	01 c0       	rjmp	.+2      	; 0x2468 <vfprintf+0x696>
    2466:	61 2c       	mov	r6, r1
    2468:	24 ff       	sbrs	r18, 4
    246a:	12 c0       	rjmp	.+36     	; 0x2490 <vfprintf+0x6be>
    246c:	b7 01       	movw	r22, r14
    246e:	80 e3       	ldi	r24, 0x30	; 48
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	2a 8b       	std	Y+18, r18	; 0x12
    2474:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    2478:	2a 89       	ldd	r18, Y+18	; 0x12
    247a:	22 ff       	sbrs	r18, 2
    247c:	1e c0       	rjmp	.+60     	; 0x24ba <vfprintf+0x6e8>
    247e:	21 ff       	sbrs	r18, 1
    2480:	03 c0       	rjmp	.+6      	; 0x2488 <vfprintf+0x6b6>
    2482:	88 e5       	ldi	r24, 0x58	; 88
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	02 c0       	rjmp	.+4      	; 0x248c <vfprintf+0x6ba>
    2488:	88 e7       	ldi	r24, 0x78	; 120
    248a:	90 e0       	ldi	r25, 0x00	; 0
    248c:	b7 01       	movw	r22, r14
    248e:	0c c0       	rjmp	.+24     	; 0x24a8 <vfprintf+0x6d6>
    2490:	82 2f       	mov	r24, r18
    2492:	86 78       	andi	r24, 0x86	; 134
    2494:	91 f0       	breq	.+36     	; 0x24ba <vfprintf+0x6e8>
    2496:	21 fd       	sbrc	r18, 1
    2498:	02 c0       	rjmp	.+4      	; 0x249e <vfprintf+0x6cc>
    249a:	80 e2       	ldi	r24, 0x20	; 32
    249c:	01 c0       	rjmp	.+2      	; 0x24a0 <vfprintf+0x6ce>
    249e:	8b e2       	ldi	r24, 0x2B	; 43
    24a0:	27 fd       	sbrc	r18, 7
    24a2:	8d e2       	ldi	r24, 0x2D	; 45
    24a4:	b7 01       	movw	r22, r14
    24a6:	90 e0       	ldi	r25, 0x00	; 0
    24a8:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    24ac:	06 c0       	rjmp	.+12     	; 0x24ba <vfprintf+0x6e8>
    24ae:	b7 01       	movw	r22, r14
    24b0:	80 e3       	ldi	r24, 0x30	; 48
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    24b8:	7a 94       	dec	r7
    24ba:	d7 14       	cp	r13, r7
    24bc:	c0 f3       	brcs	.-16     	; 0x24ae <vfprintf+0x6dc>
    24be:	da 94       	dec	r13
    24c0:	f4 01       	movw	r30, r8
    24c2:	ed 0d       	add	r30, r13
    24c4:	f1 1d       	adc	r31, r1
    24c6:	b7 01       	movw	r22, r14
    24c8:	80 81       	ld	r24, Z
    24ca:	90 e0       	ldi	r25, 0x00	; 0
    24cc:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    24d0:	d1 10       	cpse	r13, r1
    24d2:	f5 cf       	rjmp	.-22     	; 0x24be <vfprintf+0x6ec>
    24d4:	06 c0       	rjmp	.+12     	; 0x24e2 <vfprintf+0x710>
    24d6:	b7 01       	movw	r22, r14
    24d8:	80 e2       	ldi	r24, 0x20	; 32
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <fputc>
    24e0:	6a 94       	dec	r6
    24e2:	61 10       	cpse	r6, r1
    24e4:	f8 cf       	rjmp	.-16     	; 0x24d6 <vfprintf+0x704>
    24e6:	99 cc       	rjmp	.-1742   	; 0x1e1a <vfprintf+0x48>
    24e8:	f7 01       	movw	r30, r14
    24ea:	26 81       	ldd	r18, Z+6	; 0x06
    24ec:	37 81       	ldd	r19, Z+7	; 0x07
    24ee:	02 c0       	rjmp	.+4      	; 0x24f4 <vfprintf+0x722>
    24f0:	2f ef       	ldi	r18, 0xFF	; 255
    24f2:	3f ef       	ldi	r19, 0xFF	; 255
    24f4:	c9 01       	movw	r24, r18
    24f6:	62 96       	adiw	r28, 0x12	; 18
    24f8:	0f b6       	in	r0, 0x3f	; 63
    24fa:	f8 94       	cli
    24fc:	de bf       	out	0x3e, r29	; 62
    24fe:	0f be       	out	0x3f, r0	; 63
    2500:	cd bf       	out	0x3d, r28	; 61
    2502:	df 91       	pop	r29
    2504:	cf 91       	pop	r28
    2506:	1f 91       	pop	r17
    2508:	0f 91       	pop	r16
    250a:	ff 90       	pop	r15
    250c:	ef 90       	pop	r14
    250e:	df 90       	pop	r13
    2510:	cf 90       	pop	r12
    2512:	bf 90       	pop	r11
    2514:	af 90       	pop	r10
    2516:	9f 90       	pop	r9
    2518:	8f 90       	pop	r8
    251a:	7f 90       	pop	r7
    251c:	6f 90       	pop	r6
    251e:	5f 90       	pop	r5
    2520:	4f 90       	pop	r4
    2522:	3f 90       	pop	r3
    2524:	2f 90       	pop	r2
    2526:	08 95       	ret

00002528 <__subsf3>:
    2528:	50 58       	subi	r21, 0x80	; 128

0000252a <__addsf3>:
    252a:	bb 27       	eor	r27, r27
    252c:	aa 27       	eor	r26, r26
    252e:	0e d0       	rcall	.+28     	; 0x254c <__addsf3x>
    2530:	70 c1       	rjmp	.+736    	; 0x2812 <__fp_round>
    2532:	61 d1       	rcall	.+706    	; 0x27f6 <__fp_pscA>
    2534:	30 f0       	brcs	.+12     	; 0x2542 <__addsf3+0x18>
    2536:	66 d1       	rcall	.+716    	; 0x2804 <__fp_pscB>
    2538:	20 f0       	brcs	.+8      	; 0x2542 <__addsf3+0x18>
    253a:	31 f4       	brne	.+12     	; 0x2548 <__addsf3+0x1e>
    253c:	9f 3f       	cpi	r25, 0xFF	; 255
    253e:	11 f4       	brne	.+4      	; 0x2544 <__addsf3+0x1a>
    2540:	1e f4       	brtc	.+6      	; 0x2548 <__addsf3+0x1e>
    2542:	56 c1       	rjmp	.+684    	; 0x27f0 <__fp_nan>
    2544:	0e f4       	brtc	.+2      	; 0x2548 <__addsf3+0x1e>
    2546:	e0 95       	com	r30
    2548:	e7 fb       	bst	r30, 7
    254a:	4c c1       	rjmp	.+664    	; 0x27e4 <__fp_inf>

0000254c <__addsf3x>:
    254c:	e9 2f       	mov	r30, r25
    254e:	72 d1       	rcall	.+740    	; 0x2834 <__fp_split3>
    2550:	80 f3       	brcs	.-32     	; 0x2532 <__addsf3+0x8>
    2552:	ba 17       	cp	r27, r26
    2554:	62 07       	cpc	r22, r18
    2556:	73 07       	cpc	r23, r19
    2558:	84 07       	cpc	r24, r20
    255a:	95 07       	cpc	r25, r21
    255c:	18 f0       	brcs	.+6      	; 0x2564 <__addsf3x+0x18>
    255e:	71 f4       	brne	.+28     	; 0x257c <__addsf3x+0x30>
    2560:	9e f5       	brtc	.+102    	; 0x25c8 <__addsf3x+0x7c>
    2562:	8a c1       	rjmp	.+788    	; 0x2878 <__fp_zero>
    2564:	0e f4       	brtc	.+2      	; 0x2568 <__addsf3x+0x1c>
    2566:	e0 95       	com	r30
    2568:	0b 2e       	mov	r0, r27
    256a:	ba 2f       	mov	r27, r26
    256c:	a0 2d       	mov	r26, r0
    256e:	0b 01       	movw	r0, r22
    2570:	b9 01       	movw	r22, r18
    2572:	90 01       	movw	r18, r0
    2574:	0c 01       	movw	r0, r24
    2576:	ca 01       	movw	r24, r20
    2578:	a0 01       	movw	r20, r0
    257a:	11 24       	eor	r1, r1
    257c:	ff 27       	eor	r31, r31
    257e:	59 1b       	sub	r21, r25
    2580:	99 f0       	breq	.+38     	; 0x25a8 <__addsf3x+0x5c>
    2582:	59 3f       	cpi	r21, 0xF9	; 249
    2584:	50 f4       	brcc	.+20     	; 0x259a <__addsf3x+0x4e>
    2586:	50 3e       	cpi	r21, 0xE0	; 224
    2588:	68 f1       	brcs	.+90     	; 0x25e4 <__addsf3x+0x98>
    258a:	1a 16       	cp	r1, r26
    258c:	f0 40       	sbci	r31, 0x00	; 0
    258e:	a2 2f       	mov	r26, r18
    2590:	23 2f       	mov	r18, r19
    2592:	34 2f       	mov	r19, r20
    2594:	44 27       	eor	r20, r20
    2596:	58 5f       	subi	r21, 0xF8	; 248
    2598:	f3 cf       	rjmp	.-26     	; 0x2580 <__addsf3x+0x34>
    259a:	46 95       	lsr	r20
    259c:	37 95       	ror	r19
    259e:	27 95       	ror	r18
    25a0:	a7 95       	ror	r26
    25a2:	f0 40       	sbci	r31, 0x00	; 0
    25a4:	53 95       	inc	r21
    25a6:	c9 f7       	brne	.-14     	; 0x259a <__addsf3x+0x4e>
    25a8:	7e f4       	brtc	.+30     	; 0x25c8 <__addsf3x+0x7c>
    25aa:	1f 16       	cp	r1, r31
    25ac:	ba 0b       	sbc	r27, r26
    25ae:	62 0b       	sbc	r22, r18
    25b0:	73 0b       	sbc	r23, r19
    25b2:	84 0b       	sbc	r24, r20
    25b4:	ba f0       	brmi	.+46     	; 0x25e4 <__addsf3x+0x98>
    25b6:	91 50       	subi	r25, 0x01	; 1
    25b8:	a1 f0       	breq	.+40     	; 0x25e2 <__addsf3x+0x96>
    25ba:	ff 0f       	add	r31, r31
    25bc:	bb 1f       	adc	r27, r27
    25be:	66 1f       	adc	r22, r22
    25c0:	77 1f       	adc	r23, r23
    25c2:	88 1f       	adc	r24, r24
    25c4:	c2 f7       	brpl	.-16     	; 0x25b6 <__addsf3x+0x6a>
    25c6:	0e c0       	rjmp	.+28     	; 0x25e4 <__addsf3x+0x98>
    25c8:	ba 0f       	add	r27, r26
    25ca:	62 1f       	adc	r22, r18
    25cc:	73 1f       	adc	r23, r19
    25ce:	84 1f       	adc	r24, r20
    25d0:	48 f4       	brcc	.+18     	; 0x25e4 <__addsf3x+0x98>
    25d2:	87 95       	ror	r24
    25d4:	77 95       	ror	r23
    25d6:	67 95       	ror	r22
    25d8:	b7 95       	ror	r27
    25da:	f7 95       	ror	r31
    25dc:	9e 3f       	cpi	r25, 0xFE	; 254
    25de:	08 f0       	brcs	.+2      	; 0x25e2 <__addsf3x+0x96>
    25e0:	b3 cf       	rjmp	.-154    	; 0x2548 <__addsf3+0x1e>
    25e2:	93 95       	inc	r25
    25e4:	88 0f       	add	r24, r24
    25e6:	08 f0       	brcs	.+2      	; 0x25ea <__addsf3x+0x9e>
    25e8:	99 27       	eor	r25, r25
    25ea:	ee 0f       	add	r30, r30
    25ec:	97 95       	ror	r25
    25ee:	87 95       	ror	r24
    25f0:	08 95       	ret

000025f2 <__cmpsf2>:
    25f2:	d4 d0       	rcall	.+424    	; 0x279c <__fp_cmp>
    25f4:	08 f4       	brcc	.+2      	; 0x25f8 <__cmpsf2+0x6>
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	08 95       	ret

000025fa <__divsf3>:
    25fa:	0c d0       	rcall	.+24     	; 0x2614 <__divsf3x>
    25fc:	0a c1       	rjmp	.+532    	; 0x2812 <__fp_round>
    25fe:	02 d1       	rcall	.+516    	; 0x2804 <__fp_pscB>
    2600:	40 f0       	brcs	.+16     	; 0x2612 <__divsf3+0x18>
    2602:	f9 d0       	rcall	.+498    	; 0x27f6 <__fp_pscA>
    2604:	30 f0       	brcs	.+12     	; 0x2612 <__divsf3+0x18>
    2606:	21 f4       	brne	.+8      	; 0x2610 <__divsf3+0x16>
    2608:	5f 3f       	cpi	r21, 0xFF	; 255
    260a:	19 f0       	breq	.+6      	; 0x2612 <__divsf3+0x18>
    260c:	eb c0       	rjmp	.+470    	; 0x27e4 <__fp_inf>
    260e:	51 11       	cpse	r21, r1
    2610:	34 c1       	rjmp	.+616    	; 0x287a <__fp_szero>
    2612:	ee c0       	rjmp	.+476    	; 0x27f0 <__fp_nan>

00002614 <__divsf3x>:
    2614:	0f d1       	rcall	.+542    	; 0x2834 <__fp_split3>
    2616:	98 f3       	brcs	.-26     	; 0x25fe <__divsf3+0x4>

00002618 <__divsf3_pse>:
    2618:	99 23       	and	r25, r25
    261a:	c9 f3       	breq	.-14     	; 0x260e <__divsf3+0x14>
    261c:	55 23       	and	r21, r21
    261e:	b1 f3       	breq	.-20     	; 0x260c <__divsf3+0x12>
    2620:	95 1b       	sub	r25, r21
    2622:	55 0b       	sbc	r21, r21
    2624:	bb 27       	eor	r27, r27
    2626:	aa 27       	eor	r26, r26
    2628:	62 17       	cp	r22, r18
    262a:	73 07       	cpc	r23, r19
    262c:	84 07       	cpc	r24, r20
    262e:	38 f0       	brcs	.+14     	; 0x263e <__divsf3_pse+0x26>
    2630:	9f 5f       	subi	r25, 0xFF	; 255
    2632:	5f 4f       	sbci	r21, 0xFF	; 255
    2634:	22 0f       	add	r18, r18
    2636:	33 1f       	adc	r19, r19
    2638:	44 1f       	adc	r20, r20
    263a:	aa 1f       	adc	r26, r26
    263c:	a9 f3       	breq	.-22     	; 0x2628 <__divsf3_pse+0x10>
    263e:	33 d0       	rcall	.+102    	; 0x26a6 <__divsf3_pse+0x8e>
    2640:	0e 2e       	mov	r0, r30
    2642:	3a f0       	brmi	.+14     	; 0x2652 <__divsf3_pse+0x3a>
    2644:	e0 e8       	ldi	r30, 0x80	; 128
    2646:	30 d0       	rcall	.+96     	; 0x26a8 <__divsf3_pse+0x90>
    2648:	91 50       	subi	r25, 0x01	; 1
    264a:	50 40       	sbci	r21, 0x00	; 0
    264c:	e6 95       	lsr	r30
    264e:	00 1c       	adc	r0, r0
    2650:	ca f7       	brpl	.-14     	; 0x2644 <__divsf3_pse+0x2c>
    2652:	29 d0       	rcall	.+82     	; 0x26a6 <__divsf3_pse+0x8e>
    2654:	fe 2f       	mov	r31, r30
    2656:	27 d0       	rcall	.+78     	; 0x26a6 <__divsf3_pse+0x8e>
    2658:	66 0f       	add	r22, r22
    265a:	77 1f       	adc	r23, r23
    265c:	88 1f       	adc	r24, r24
    265e:	bb 1f       	adc	r27, r27
    2660:	26 17       	cp	r18, r22
    2662:	37 07       	cpc	r19, r23
    2664:	48 07       	cpc	r20, r24
    2666:	ab 07       	cpc	r26, r27
    2668:	b0 e8       	ldi	r27, 0x80	; 128
    266a:	09 f0       	breq	.+2      	; 0x266e <__divsf3_pse+0x56>
    266c:	bb 0b       	sbc	r27, r27
    266e:	80 2d       	mov	r24, r0
    2670:	bf 01       	movw	r22, r30
    2672:	ff 27       	eor	r31, r31
    2674:	93 58       	subi	r25, 0x83	; 131
    2676:	5f 4f       	sbci	r21, 0xFF	; 255
    2678:	2a f0       	brmi	.+10     	; 0x2684 <__divsf3_pse+0x6c>
    267a:	9e 3f       	cpi	r25, 0xFE	; 254
    267c:	51 05       	cpc	r21, r1
    267e:	68 f0       	brcs	.+26     	; 0x269a <__divsf3_pse+0x82>
    2680:	b1 c0       	rjmp	.+354    	; 0x27e4 <__fp_inf>
    2682:	fb c0       	rjmp	.+502    	; 0x287a <__fp_szero>
    2684:	5f 3f       	cpi	r21, 0xFF	; 255
    2686:	ec f3       	brlt	.-6      	; 0x2682 <__divsf3_pse+0x6a>
    2688:	98 3e       	cpi	r25, 0xE8	; 232
    268a:	dc f3       	brlt	.-10     	; 0x2682 <__divsf3_pse+0x6a>
    268c:	86 95       	lsr	r24
    268e:	77 95       	ror	r23
    2690:	67 95       	ror	r22
    2692:	b7 95       	ror	r27
    2694:	f7 95       	ror	r31
    2696:	9f 5f       	subi	r25, 0xFF	; 255
    2698:	c9 f7       	brne	.-14     	; 0x268c <__divsf3_pse+0x74>
    269a:	88 0f       	add	r24, r24
    269c:	91 1d       	adc	r25, r1
    269e:	96 95       	lsr	r25
    26a0:	87 95       	ror	r24
    26a2:	97 f9       	bld	r25, 7
    26a4:	08 95       	ret
    26a6:	e1 e0       	ldi	r30, 0x01	; 1
    26a8:	66 0f       	add	r22, r22
    26aa:	77 1f       	adc	r23, r23
    26ac:	88 1f       	adc	r24, r24
    26ae:	bb 1f       	adc	r27, r27
    26b0:	62 17       	cp	r22, r18
    26b2:	73 07       	cpc	r23, r19
    26b4:	84 07       	cpc	r24, r20
    26b6:	ba 07       	cpc	r27, r26
    26b8:	20 f0       	brcs	.+8      	; 0x26c2 <__divsf3_pse+0xaa>
    26ba:	62 1b       	sub	r22, r18
    26bc:	73 0b       	sbc	r23, r19
    26be:	84 0b       	sbc	r24, r20
    26c0:	ba 0b       	sbc	r27, r26
    26c2:	ee 1f       	adc	r30, r30
    26c4:	88 f7       	brcc	.-30     	; 0x26a8 <__divsf3_pse+0x90>
    26c6:	e0 95       	com	r30
    26c8:	08 95       	ret

000026ca <__fixunssfsi>:
    26ca:	bc d0       	rcall	.+376    	; 0x2844 <__fp_splitA>
    26cc:	88 f0       	brcs	.+34     	; 0x26f0 <__fixunssfsi+0x26>
    26ce:	9f 57       	subi	r25, 0x7F	; 127
    26d0:	90 f0       	brcs	.+36     	; 0x26f6 <__fixunssfsi+0x2c>
    26d2:	b9 2f       	mov	r27, r25
    26d4:	99 27       	eor	r25, r25
    26d6:	b7 51       	subi	r27, 0x17	; 23
    26d8:	a0 f0       	brcs	.+40     	; 0x2702 <__fixunssfsi+0x38>
    26da:	d1 f0       	breq	.+52     	; 0x2710 <__fixunssfsi+0x46>
    26dc:	66 0f       	add	r22, r22
    26de:	77 1f       	adc	r23, r23
    26e0:	88 1f       	adc	r24, r24
    26e2:	99 1f       	adc	r25, r25
    26e4:	1a f0       	brmi	.+6      	; 0x26ec <__fixunssfsi+0x22>
    26e6:	ba 95       	dec	r27
    26e8:	c9 f7       	brne	.-14     	; 0x26dc <__fixunssfsi+0x12>
    26ea:	12 c0       	rjmp	.+36     	; 0x2710 <__fixunssfsi+0x46>
    26ec:	b1 30       	cpi	r27, 0x01	; 1
    26ee:	81 f0       	breq	.+32     	; 0x2710 <__fixunssfsi+0x46>
    26f0:	c3 d0       	rcall	.+390    	; 0x2878 <__fp_zero>
    26f2:	b1 e0       	ldi	r27, 0x01	; 1
    26f4:	08 95       	ret
    26f6:	c0 c0       	rjmp	.+384    	; 0x2878 <__fp_zero>
    26f8:	67 2f       	mov	r22, r23
    26fa:	78 2f       	mov	r23, r24
    26fc:	88 27       	eor	r24, r24
    26fe:	b8 5f       	subi	r27, 0xF8	; 248
    2700:	39 f0       	breq	.+14     	; 0x2710 <__fixunssfsi+0x46>
    2702:	b9 3f       	cpi	r27, 0xF9	; 249
    2704:	cc f3       	brlt	.-14     	; 0x26f8 <__fixunssfsi+0x2e>
    2706:	86 95       	lsr	r24
    2708:	77 95       	ror	r23
    270a:	67 95       	ror	r22
    270c:	b3 95       	inc	r27
    270e:	d9 f7       	brne	.-10     	; 0x2706 <__fixunssfsi+0x3c>
    2710:	3e f4       	brtc	.+14     	; 0x2720 <__fixunssfsi+0x56>
    2712:	90 95       	com	r25
    2714:	80 95       	com	r24
    2716:	70 95       	com	r23
    2718:	61 95       	neg	r22
    271a:	7f 4f       	sbci	r23, 0xFF	; 255
    271c:	8f 4f       	sbci	r24, 0xFF	; 255
    271e:	9f 4f       	sbci	r25, 0xFF	; 255
    2720:	08 95       	ret

00002722 <__floatunsisf>:
    2722:	e8 94       	clt
    2724:	09 c0       	rjmp	.+18     	; 0x2738 <__floatsisf+0x12>

00002726 <__floatsisf>:
    2726:	97 fb       	bst	r25, 7
    2728:	3e f4       	brtc	.+14     	; 0x2738 <__floatsisf+0x12>
    272a:	90 95       	com	r25
    272c:	80 95       	com	r24
    272e:	70 95       	com	r23
    2730:	61 95       	neg	r22
    2732:	7f 4f       	sbci	r23, 0xFF	; 255
    2734:	8f 4f       	sbci	r24, 0xFF	; 255
    2736:	9f 4f       	sbci	r25, 0xFF	; 255
    2738:	99 23       	and	r25, r25
    273a:	a9 f0       	breq	.+42     	; 0x2766 <__floatsisf+0x40>
    273c:	f9 2f       	mov	r31, r25
    273e:	96 e9       	ldi	r25, 0x96	; 150
    2740:	bb 27       	eor	r27, r27
    2742:	93 95       	inc	r25
    2744:	f6 95       	lsr	r31
    2746:	87 95       	ror	r24
    2748:	77 95       	ror	r23
    274a:	67 95       	ror	r22
    274c:	b7 95       	ror	r27
    274e:	f1 11       	cpse	r31, r1
    2750:	f8 cf       	rjmp	.-16     	; 0x2742 <__floatsisf+0x1c>
    2752:	fa f4       	brpl	.+62     	; 0x2792 <__floatsisf+0x6c>
    2754:	bb 0f       	add	r27, r27
    2756:	11 f4       	brne	.+4      	; 0x275c <__floatsisf+0x36>
    2758:	60 ff       	sbrs	r22, 0
    275a:	1b c0       	rjmp	.+54     	; 0x2792 <__floatsisf+0x6c>
    275c:	6f 5f       	subi	r22, 0xFF	; 255
    275e:	7f 4f       	sbci	r23, 0xFF	; 255
    2760:	8f 4f       	sbci	r24, 0xFF	; 255
    2762:	9f 4f       	sbci	r25, 0xFF	; 255
    2764:	16 c0       	rjmp	.+44     	; 0x2792 <__floatsisf+0x6c>
    2766:	88 23       	and	r24, r24
    2768:	11 f0       	breq	.+4      	; 0x276e <__floatsisf+0x48>
    276a:	96 e9       	ldi	r25, 0x96	; 150
    276c:	11 c0       	rjmp	.+34     	; 0x2790 <__floatsisf+0x6a>
    276e:	77 23       	and	r23, r23
    2770:	21 f0       	breq	.+8      	; 0x277a <__floatsisf+0x54>
    2772:	9e e8       	ldi	r25, 0x8E	; 142
    2774:	87 2f       	mov	r24, r23
    2776:	76 2f       	mov	r23, r22
    2778:	05 c0       	rjmp	.+10     	; 0x2784 <__floatsisf+0x5e>
    277a:	66 23       	and	r22, r22
    277c:	71 f0       	breq	.+28     	; 0x279a <__floatsisf+0x74>
    277e:	96 e8       	ldi	r25, 0x86	; 134
    2780:	86 2f       	mov	r24, r22
    2782:	70 e0       	ldi	r23, 0x00	; 0
    2784:	60 e0       	ldi	r22, 0x00	; 0
    2786:	2a f0       	brmi	.+10     	; 0x2792 <__floatsisf+0x6c>
    2788:	9a 95       	dec	r25
    278a:	66 0f       	add	r22, r22
    278c:	77 1f       	adc	r23, r23
    278e:	88 1f       	adc	r24, r24
    2790:	da f7       	brpl	.-10     	; 0x2788 <__floatsisf+0x62>
    2792:	88 0f       	add	r24, r24
    2794:	96 95       	lsr	r25
    2796:	87 95       	ror	r24
    2798:	97 f9       	bld	r25, 7
    279a:	08 95       	ret

0000279c <__fp_cmp>:
    279c:	99 0f       	add	r25, r25
    279e:	00 08       	sbc	r0, r0
    27a0:	55 0f       	add	r21, r21
    27a2:	aa 0b       	sbc	r26, r26
    27a4:	e0 e8       	ldi	r30, 0x80	; 128
    27a6:	fe ef       	ldi	r31, 0xFE	; 254
    27a8:	16 16       	cp	r1, r22
    27aa:	17 06       	cpc	r1, r23
    27ac:	e8 07       	cpc	r30, r24
    27ae:	f9 07       	cpc	r31, r25
    27b0:	c0 f0       	brcs	.+48     	; 0x27e2 <__fp_cmp+0x46>
    27b2:	12 16       	cp	r1, r18
    27b4:	13 06       	cpc	r1, r19
    27b6:	e4 07       	cpc	r30, r20
    27b8:	f5 07       	cpc	r31, r21
    27ba:	98 f0       	brcs	.+38     	; 0x27e2 <__fp_cmp+0x46>
    27bc:	62 1b       	sub	r22, r18
    27be:	73 0b       	sbc	r23, r19
    27c0:	84 0b       	sbc	r24, r20
    27c2:	95 0b       	sbc	r25, r21
    27c4:	39 f4       	brne	.+14     	; 0x27d4 <__fp_cmp+0x38>
    27c6:	0a 26       	eor	r0, r26
    27c8:	61 f0       	breq	.+24     	; 0x27e2 <__fp_cmp+0x46>
    27ca:	23 2b       	or	r18, r19
    27cc:	24 2b       	or	r18, r20
    27ce:	25 2b       	or	r18, r21
    27d0:	21 f4       	brne	.+8      	; 0x27da <__fp_cmp+0x3e>
    27d2:	08 95       	ret
    27d4:	0a 26       	eor	r0, r26
    27d6:	09 f4       	brne	.+2      	; 0x27da <__fp_cmp+0x3e>
    27d8:	a1 40       	sbci	r26, 0x01	; 1
    27da:	a6 95       	lsr	r26
    27dc:	8f ef       	ldi	r24, 0xFF	; 255
    27de:	81 1d       	adc	r24, r1
    27e0:	81 1d       	adc	r24, r1
    27e2:	08 95       	ret

000027e4 <__fp_inf>:
    27e4:	97 f9       	bld	r25, 7
    27e6:	9f 67       	ori	r25, 0x7F	; 127
    27e8:	80 e8       	ldi	r24, 0x80	; 128
    27ea:	70 e0       	ldi	r23, 0x00	; 0
    27ec:	60 e0       	ldi	r22, 0x00	; 0
    27ee:	08 95       	ret

000027f0 <__fp_nan>:
    27f0:	9f ef       	ldi	r25, 0xFF	; 255
    27f2:	80 ec       	ldi	r24, 0xC0	; 192
    27f4:	08 95       	ret

000027f6 <__fp_pscA>:
    27f6:	00 24       	eor	r0, r0
    27f8:	0a 94       	dec	r0
    27fa:	16 16       	cp	r1, r22
    27fc:	17 06       	cpc	r1, r23
    27fe:	18 06       	cpc	r1, r24
    2800:	09 06       	cpc	r0, r25
    2802:	08 95       	ret

00002804 <__fp_pscB>:
    2804:	00 24       	eor	r0, r0
    2806:	0a 94       	dec	r0
    2808:	12 16       	cp	r1, r18
    280a:	13 06       	cpc	r1, r19
    280c:	14 06       	cpc	r1, r20
    280e:	05 06       	cpc	r0, r21
    2810:	08 95       	ret

00002812 <__fp_round>:
    2812:	09 2e       	mov	r0, r25
    2814:	03 94       	inc	r0
    2816:	00 0c       	add	r0, r0
    2818:	11 f4       	brne	.+4      	; 0x281e <__fp_round+0xc>
    281a:	88 23       	and	r24, r24
    281c:	52 f0       	brmi	.+20     	; 0x2832 <__fp_round+0x20>
    281e:	bb 0f       	add	r27, r27
    2820:	40 f4       	brcc	.+16     	; 0x2832 <__fp_round+0x20>
    2822:	bf 2b       	or	r27, r31
    2824:	11 f4       	brne	.+4      	; 0x282a <__fp_round+0x18>
    2826:	60 ff       	sbrs	r22, 0
    2828:	04 c0       	rjmp	.+8      	; 0x2832 <__fp_round+0x20>
    282a:	6f 5f       	subi	r22, 0xFF	; 255
    282c:	7f 4f       	sbci	r23, 0xFF	; 255
    282e:	8f 4f       	sbci	r24, 0xFF	; 255
    2830:	9f 4f       	sbci	r25, 0xFF	; 255
    2832:	08 95       	ret

00002834 <__fp_split3>:
    2834:	57 fd       	sbrc	r21, 7
    2836:	90 58       	subi	r25, 0x80	; 128
    2838:	44 0f       	add	r20, r20
    283a:	55 1f       	adc	r21, r21
    283c:	59 f0       	breq	.+22     	; 0x2854 <__fp_splitA+0x10>
    283e:	5f 3f       	cpi	r21, 0xFF	; 255
    2840:	71 f0       	breq	.+28     	; 0x285e <__fp_splitA+0x1a>
    2842:	47 95       	ror	r20

00002844 <__fp_splitA>:
    2844:	88 0f       	add	r24, r24
    2846:	97 fb       	bst	r25, 7
    2848:	99 1f       	adc	r25, r25
    284a:	61 f0       	breq	.+24     	; 0x2864 <__fp_splitA+0x20>
    284c:	9f 3f       	cpi	r25, 0xFF	; 255
    284e:	79 f0       	breq	.+30     	; 0x286e <__fp_splitA+0x2a>
    2850:	87 95       	ror	r24
    2852:	08 95       	ret
    2854:	12 16       	cp	r1, r18
    2856:	13 06       	cpc	r1, r19
    2858:	14 06       	cpc	r1, r20
    285a:	55 1f       	adc	r21, r21
    285c:	f2 cf       	rjmp	.-28     	; 0x2842 <__fp_split3+0xe>
    285e:	46 95       	lsr	r20
    2860:	f1 df       	rcall	.-30     	; 0x2844 <__fp_splitA>
    2862:	08 c0       	rjmp	.+16     	; 0x2874 <__fp_splitA+0x30>
    2864:	16 16       	cp	r1, r22
    2866:	17 06       	cpc	r1, r23
    2868:	18 06       	cpc	r1, r24
    286a:	99 1f       	adc	r25, r25
    286c:	f1 cf       	rjmp	.-30     	; 0x2850 <__fp_splitA+0xc>
    286e:	86 95       	lsr	r24
    2870:	71 05       	cpc	r23, r1
    2872:	61 05       	cpc	r22, r1
    2874:	08 94       	sec
    2876:	08 95       	ret

00002878 <__fp_zero>:
    2878:	e8 94       	clt

0000287a <__fp_szero>:
    287a:	bb 27       	eor	r27, r27
    287c:	66 27       	eor	r22, r22
    287e:	77 27       	eor	r23, r23
    2880:	cb 01       	movw	r24, r22
    2882:	97 f9       	bld	r25, 7
    2884:	08 95       	ret

00002886 <__gesf2>:
    2886:	8a df       	rcall	.-236    	; 0x279c <__fp_cmp>
    2888:	08 f4       	brcc	.+2      	; 0x288c <__gesf2+0x6>
    288a:	8f ef       	ldi	r24, 0xFF	; 255
    288c:	08 95       	ret

0000288e <__mulsf3>:
    288e:	0b d0       	rcall	.+22     	; 0x28a6 <__mulsf3x>
    2890:	c0 cf       	rjmp	.-128    	; 0x2812 <__fp_round>
    2892:	b1 df       	rcall	.-158    	; 0x27f6 <__fp_pscA>
    2894:	28 f0       	brcs	.+10     	; 0x28a0 <__mulsf3+0x12>
    2896:	b6 df       	rcall	.-148    	; 0x2804 <__fp_pscB>
    2898:	18 f0       	brcs	.+6      	; 0x28a0 <__mulsf3+0x12>
    289a:	95 23       	and	r25, r21
    289c:	09 f0       	breq	.+2      	; 0x28a0 <__mulsf3+0x12>
    289e:	a2 cf       	rjmp	.-188    	; 0x27e4 <__fp_inf>
    28a0:	a7 cf       	rjmp	.-178    	; 0x27f0 <__fp_nan>
    28a2:	11 24       	eor	r1, r1
    28a4:	ea cf       	rjmp	.-44     	; 0x287a <__fp_szero>

000028a6 <__mulsf3x>:
    28a6:	c6 df       	rcall	.-116    	; 0x2834 <__fp_split3>
    28a8:	a0 f3       	brcs	.-24     	; 0x2892 <__mulsf3+0x4>

000028aa <__mulsf3_pse>:
    28aa:	95 9f       	mul	r25, r21
    28ac:	d1 f3       	breq	.-12     	; 0x28a2 <__mulsf3+0x14>
    28ae:	95 0f       	add	r25, r21
    28b0:	50 e0       	ldi	r21, 0x00	; 0
    28b2:	55 1f       	adc	r21, r21
    28b4:	62 9f       	mul	r22, r18
    28b6:	f0 01       	movw	r30, r0
    28b8:	72 9f       	mul	r23, r18
    28ba:	bb 27       	eor	r27, r27
    28bc:	f0 0d       	add	r31, r0
    28be:	b1 1d       	adc	r27, r1
    28c0:	63 9f       	mul	r22, r19
    28c2:	aa 27       	eor	r26, r26
    28c4:	f0 0d       	add	r31, r0
    28c6:	b1 1d       	adc	r27, r1
    28c8:	aa 1f       	adc	r26, r26
    28ca:	64 9f       	mul	r22, r20
    28cc:	66 27       	eor	r22, r22
    28ce:	b0 0d       	add	r27, r0
    28d0:	a1 1d       	adc	r26, r1
    28d2:	66 1f       	adc	r22, r22
    28d4:	82 9f       	mul	r24, r18
    28d6:	22 27       	eor	r18, r18
    28d8:	b0 0d       	add	r27, r0
    28da:	a1 1d       	adc	r26, r1
    28dc:	62 1f       	adc	r22, r18
    28de:	73 9f       	mul	r23, r19
    28e0:	b0 0d       	add	r27, r0
    28e2:	a1 1d       	adc	r26, r1
    28e4:	62 1f       	adc	r22, r18
    28e6:	83 9f       	mul	r24, r19
    28e8:	a0 0d       	add	r26, r0
    28ea:	61 1d       	adc	r22, r1
    28ec:	22 1f       	adc	r18, r18
    28ee:	74 9f       	mul	r23, r20
    28f0:	33 27       	eor	r19, r19
    28f2:	a0 0d       	add	r26, r0
    28f4:	61 1d       	adc	r22, r1
    28f6:	23 1f       	adc	r18, r19
    28f8:	84 9f       	mul	r24, r20
    28fa:	60 0d       	add	r22, r0
    28fc:	21 1d       	adc	r18, r1
    28fe:	82 2f       	mov	r24, r18
    2900:	76 2f       	mov	r23, r22
    2902:	6a 2f       	mov	r22, r26
    2904:	11 24       	eor	r1, r1
    2906:	9f 57       	subi	r25, 0x7F	; 127
    2908:	50 40       	sbci	r21, 0x00	; 0
    290a:	8a f0       	brmi	.+34     	; 0x292e <__mulsf3_pse+0x84>
    290c:	e1 f0       	breq	.+56     	; 0x2946 <__mulsf3_pse+0x9c>
    290e:	88 23       	and	r24, r24
    2910:	4a f0       	brmi	.+18     	; 0x2924 <__mulsf3_pse+0x7a>
    2912:	ee 0f       	add	r30, r30
    2914:	ff 1f       	adc	r31, r31
    2916:	bb 1f       	adc	r27, r27
    2918:	66 1f       	adc	r22, r22
    291a:	77 1f       	adc	r23, r23
    291c:	88 1f       	adc	r24, r24
    291e:	91 50       	subi	r25, 0x01	; 1
    2920:	50 40       	sbci	r21, 0x00	; 0
    2922:	a9 f7       	brne	.-22     	; 0x290e <__mulsf3_pse+0x64>
    2924:	9e 3f       	cpi	r25, 0xFE	; 254
    2926:	51 05       	cpc	r21, r1
    2928:	70 f0       	brcs	.+28     	; 0x2946 <__mulsf3_pse+0x9c>
    292a:	5c cf       	rjmp	.-328    	; 0x27e4 <__fp_inf>
    292c:	a6 cf       	rjmp	.-180    	; 0x287a <__fp_szero>
    292e:	5f 3f       	cpi	r21, 0xFF	; 255
    2930:	ec f3       	brlt	.-6      	; 0x292c <__mulsf3_pse+0x82>
    2932:	98 3e       	cpi	r25, 0xE8	; 232
    2934:	dc f3       	brlt	.-10     	; 0x292c <__mulsf3_pse+0x82>
    2936:	86 95       	lsr	r24
    2938:	77 95       	ror	r23
    293a:	67 95       	ror	r22
    293c:	b7 95       	ror	r27
    293e:	f7 95       	ror	r31
    2940:	e7 95       	ror	r30
    2942:	9f 5f       	subi	r25, 0xFF	; 255
    2944:	c1 f7       	brne	.-16     	; 0x2936 <__mulsf3_pse+0x8c>
    2946:	fe 2b       	or	r31, r30
    2948:	88 0f       	add	r24, r24
    294a:	91 1d       	adc	r25, r1
    294c:	96 95       	lsr	r25
    294e:	87 95       	ror	r24
    2950:	97 f9       	bld	r25, 7
    2952:	08 95       	ret

00002954 <pow>:
    2954:	fa 01       	movw	r30, r20
    2956:	ee 0f       	add	r30, r30
    2958:	ff 1f       	adc	r31, r31
    295a:	30 96       	adiw	r30, 0x00	; 0
    295c:	21 05       	cpc	r18, r1
    295e:	31 05       	cpc	r19, r1
    2960:	99 f1       	breq	.+102    	; 0x29c8 <pow+0x74>
    2962:	61 15       	cp	r22, r1
    2964:	71 05       	cpc	r23, r1
    2966:	61 f4       	brne	.+24     	; 0x2980 <pow+0x2c>
    2968:	80 38       	cpi	r24, 0x80	; 128
    296a:	bf e3       	ldi	r27, 0x3F	; 63
    296c:	9b 07       	cpc	r25, r27
    296e:	49 f1       	breq	.+82     	; 0x29c2 <pow+0x6e>
    2970:	68 94       	set
    2972:	90 38       	cpi	r25, 0x80	; 128
    2974:	81 05       	cpc	r24, r1
    2976:	61 f0       	breq	.+24     	; 0x2990 <pow+0x3c>
    2978:	80 38       	cpi	r24, 0x80	; 128
    297a:	bf ef       	ldi	r27, 0xFF	; 255
    297c:	9b 07       	cpc	r25, r27
    297e:	41 f0       	breq	.+16     	; 0x2990 <pow+0x3c>
    2980:	99 23       	and	r25, r25
    2982:	42 f5       	brpl	.+80     	; 0x29d4 <pow+0x80>
    2984:	ff 3f       	cpi	r31, 0xFF	; 255
    2986:	e1 05       	cpc	r30, r1
    2988:	31 05       	cpc	r19, r1
    298a:	21 05       	cpc	r18, r1
    298c:	11 f1       	breq	.+68     	; 0x29d2 <pow+0x7e>
    298e:	e8 94       	clt
    2990:	08 94       	sec
    2992:	e7 95       	ror	r30
    2994:	d9 01       	movw	r26, r18
    2996:	aa 23       	and	r26, r26
    2998:	29 f4       	brne	.+10     	; 0x29a4 <pow+0x50>
    299a:	ab 2f       	mov	r26, r27
    299c:	be 2f       	mov	r27, r30
    299e:	f8 5f       	subi	r31, 0xF8	; 248
    29a0:	d0 f3       	brcs	.-12     	; 0x2996 <pow+0x42>
    29a2:	10 c0       	rjmp	.+32     	; 0x29c4 <pow+0x70>
    29a4:	ff 5f       	subi	r31, 0xFF	; 255
    29a6:	70 f4       	brcc	.+28     	; 0x29c4 <pow+0x70>
    29a8:	a6 95       	lsr	r26
    29aa:	e0 f7       	brcc	.-8      	; 0x29a4 <pow+0x50>
    29ac:	f7 39       	cpi	r31, 0x97	; 151
    29ae:	50 f0       	brcs	.+20     	; 0x29c4 <pow+0x70>
    29b0:	19 f0       	breq	.+6      	; 0x29b8 <pow+0x64>
    29b2:	ff 3a       	cpi	r31, 0xAF	; 175
    29b4:	38 f4       	brcc	.+14     	; 0x29c4 <pow+0x70>
    29b6:	9f 77       	andi	r25, 0x7F	; 127
    29b8:	9f 93       	push	r25
    29ba:	0c d0       	rcall	.+24     	; 0x29d4 <pow+0x80>
    29bc:	0f 90       	pop	r0
    29be:	07 fc       	sbrc	r0, 7
    29c0:	90 58       	subi	r25, 0x80	; 128
    29c2:	08 95       	ret
    29c4:	3e f0       	brts	.+14     	; 0x29d4 <pow+0x80>
    29c6:	14 cf       	rjmp	.-472    	; 0x27f0 <__fp_nan>
    29c8:	60 e0       	ldi	r22, 0x00	; 0
    29ca:	70 e0       	ldi	r23, 0x00	; 0
    29cc:	80 e8       	ldi	r24, 0x80	; 128
    29ce:	9f e3       	ldi	r25, 0x3F	; 63
    29d0:	08 95       	ret
    29d2:	4f e7       	ldi	r20, 0x7F	; 127
    29d4:	9f 77       	andi	r25, 0x7F	; 127
    29d6:	5f 93       	push	r21
    29d8:	4f 93       	push	r20
    29da:	3f 93       	push	r19
    29dc:	2f 93       	push	r18
    29de:	9e d0       	rcall	.+316    	; 0x2b1c <log>
    29e0:	2f 91       	pop	r18
    29e2:	3f 91       	pop	r19
    29e4:	4f 91       	pop	r20
    29e6:	5f 91       	pop	r21
    29e8:	52 df       	rcall	.-348    	; 0x288e <__mulsf3>
    29ea:	05 c0       	rjmp	.+10     	; 0x29f6 <exp>
    29ec:	19 f4       	brne	.+6      	; 0x29f4 <pow+0xa0>
    29ee:	0e f0       	brts	.+2      	; 0x29f2 <pow+0x9e>
    29f0:	f9 ce       	rjmp	.-526    	; 0x27e4 <__fp_inf>
    29f2:	42 cf       	rjmp	.-380    	; 0x2878 <__fp_zero>
    29f4:	fd ce       	rjmp	.-518    	; 0x27f0 <__fp_nan>

000029f6 <exp>:
    29f6:	26 df       	rcall	.-436    	; 0x2844 <__fp_splitA>
    29f8:	c8 f3       	brcs	.-14     	; 0x29ec <pow+0x98>
    29fa:	96 38       	cpi	r25, 0x86	; 134
    29fc:	c0 f7       	brcc	.-16     	; 0x29ee <pow+0x9a>
    29fe:	07 f8       	bld	r0, 7
    2a00:	0f 92       	push	r0
    2a02:	e8 94       	clt
    2a04:	2b e3       	ldi	r18, 0x3B	; 59
    2a06:	3a ea       	ldi	r19, 0xAA	; 170
    2a08:	48 eb       	ldi	r20, 0xB8	; 184
    2a0a:	5f e7       	ldi	r21, 0x7F	; 127
    2a0c:	4e df       	rcall	.-356    	; 0x28aa <__mulsf3_pse>
    2a0e:	0f 92       	push	r0
    2a10:	0f 92       	push	r0
    2a12:	0f 92       	push	r0
    2a14:	4d b7       	in	r20, 0x3d	; 61
    2a16:	5e b7       	in	r21, 0x3e	; 62
    2a18:	0f 92       	push	r0
    2a1a:	c0 d0       	rcall	.+384    	; 0x2b9c <modf>
    2a1c:	e4 ef       	ldi	r30, 0xF4	; 244
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	16 d0       	rcall	.+44     	; 0x2a4e <__fp_powser>
    2a22:	4f 91       	pop	r20
    2a24:	5f 91       	pop	r21
    2a26:	ef 91       	pop	r30
    2a28:	ff 91       	pop	r31
    2a2a:	e5 95       	asr	r30
    2a2c:	ee 1f       	adc	r30, r30
    2a2e:	ff 1f       	adc	r31, r31
    2a30:	49 f0       	breq	.+18     	; 0x2a44 <exp+0x4e>
    2a32:	fe 57       	subi	r31, 0x7E	; 126
    2a34:	e0 68       	ori	r30, 0x80	; 128
    2a36:	44 27       	eor	r20, r20
    2a38:	ee 0f       	add	r30, r30
    2a3a:	44 1f       	adc	r20, r20
    2a3c:	fa 95       	dec	r31
    2a3e:	e1 f7       	brne	.-8      	; 0x2a38 <exp+0x42>
    2a40:	41 95       	neg	r20
    2a42:	55 0b       	sbc	r21, r21
    2a44:	32 d0       	rcall	.+100    	; 0x2aaa <ldexp>
    2a46:	0f 90       	pop	r0
    2a48:	07 fe       	sbrs	r0, 7
    2a4a:	26 c0       	rjmp	.+76     	; 0x2a98 <inverse>
    2a4c:	08 95       	ret

00002a4e <__fp_powser>:
    2a4e:	df 93       	push	r29
    2a50:	cf 93       	push	r28
    2a52:	1f 93       	push	r17
    2a54:	0f 93       	push	r16
    2a56:	ff 92       	push	r15
    2a58:	ef 92       	push	r14
    2a5a:	df 92       	push	r13
    2a5c:	7b 01       	movw	r14, r22
    2a5e:	8c 01       	movw	r16, r24
    2a60:	68 94       	set
    2a62:	05 c0       	rjmp	.+10     	; 0x2a6e <__fp_powser+0x20>
    2a64:	da 2e       	mov	r13, r26
    2a66:	ef 01       	movw	r28, r30
    2a68:	1e df       	rcall	.-452    	; 0x28a6 <__mulsf3x>
    2a6a:	fe 01       	movw	r30, r28
    2a6c:	e8 94       	clt
    2a6e:	a5 91       	lpm	r26, Z+
    2a70:	25 91       	lpm	r18, Z+
    2a72:	35 91       	lpm	r19, Z+
    2a74:	45 91       	lpm	r20, Z+
    2a76:	55 91       	lpm	r21, Z+
    2a78:	ae f3       	brts	.-22     	; 0x2a64 <__fp_powser+0x16>
    2a7a:	ef 01       	movw	r28, r30
    2a7c:	67 dd       	rcall	.-1330   	; 0x254c <__addsf3x>
    2a7e:	fe 01       	movw	r30, r28
    2a80:	97 01       	movw	r18, r14
    2a82:	a8 01       	movw	r20, r16
    2a84:	da 94       	dec	r13
    2a86:	79 f7       	brne	.-34     	; 0x2a66 <__fp_powser+0x18>
    2a88:	df 90       	pop	r13
    2a8a:	ef 90       	pop	r14
    2a8c:	ff 90       	pop	r15
    2a8e:	0f 91       	pop	r16
    2a90:	1f 91       	pop	r17
    2a92:	cf 91       	pop	r28
    2a94:	df 91       	pop	r29
    2a96:	08 95       	ret

00002a98 <inverse>:
    2a98:	9b 01       	movw	r18, r22
    2a9a:	ac 01       	movw	r20, r24
    2a9c:	60 e0       	ldi	r22, 0x00	; 0
    2a9e:	70 e0       	ldi	r23, 0x00	; 0
    2aa0:	80 e8       	ldi	r24, 0x80	; 128
    2aa2:	9f e3       	ldi	r25, 0x3F	; 63
    2aa4:	aa cd       	rjmp	.-1196   	; 0x25fa <__divsf3>
    2aa6:	9e ce       	rjmp	.-708    	; 0x27e4 <__fp_inf>
    2aa8:	ac c0       	rjmp	.+344    	; 0x2c02 <__fp_mpack>

00002aaa <ldexp>:
    2aaa:	cc de       	rcall	.-616    	; 0x2844 <__fp_splitA>
    2aac:	e8 f3       	brcs	.-6      	; 0x2aa8 <inverse+0x10>
    2aae:	99 23       	and	r25, r25
    2ab0:	d9 f3       	breq	.-10     	; 0x2aa8 <inverse+0x10>
    2ab2:	94 0f       	add	r25, r20
    2ab4:	51 1d       	adc	r21, r1
    2ab6:	bb f3       	brvs	.-18     	; 0x2aa6 <inverse+0xe>
    2ab8:	91 50       	subi	r25, 0x01	; 1
    2aba:	50 40       	sbci	r21, 0x00	; 0
    2abc:	94 f0       	brlt	.+36     	; 0x2ae2 <ldexp+0x38>
    2abe:	59 f0       	breq	.+22     	; 0x2ad6 <ldexp+0x2c>
    2ac0:	88 23       	and	r24, r24
    2ac2:	32 f0       	brmi	.+12     	; 0x2ad0 <ldexp+0x26>
    2ac4:	66 0f       	add	r22, r22
    2ac6:	77 1f       	adc	r23, r23
    2ac8:	88 1f       	adc	r24, r24
    2aca:	91 50       	subi	r25, 0x01	; 1
    2acc:	50 40       	sbci	r21, 0x00	; 0
    2ace:	c1 f7       	brne	.-16     	; 0x2ac0 <ldexp+0x16>
    2ad0:	9e 3f       	cpi	r25, 0xFE	; 254
    2ad2:	51 05       	cpc	r21, r1
    2ad4:	44 f7       	brge	.-48     	; 0x2aa6 <inverse+0xe>
    2ad6:	88 0f       	add	r24, r24
    2ad8:	91 1d       	adc	r25, r1
    2ada:	96 95       	lsr	r25
    2adc:	87 95       	ror	r24
    2ade:	97 f9       	bld	r25, 7
    2ae0:	08 95       	ret
    2ae2:	5f 3f       	cpi	r21, 0xFF	; 255
    2ae4:	ac f0       	brlt	.+42     	; 0x2b10 <ldexp+0x66>
    2ae6:	98 3e       	cpi	r25, 0xE8	; 232
    2ae8:	9c f0       	brlt	.+38     	; 0x2b10 <ldexp+0x66>
    2aea:	bb 27       	eor	r27, r27
    2aec:	86 95       	lsr	r24
    2aee:	77 95       	ror	r23
    2af0:	67 95       	ror	r22
    2af2:	b7 95       	ror	r27
    2af4:	08 f4       	brcc	.+2      	; 0x2af8 <ldexp+0x4e>
    2af6:	b1 60       	ori	r27, 0x01	; 1
    2af8:	93 95       	inc	r25
    2afa:	c1 f7       	brne	.-16     	; 0x2aec <ldexp+0x42>
    2afc:	bb 0f       	add	r27, r27
    2afe:	58 f7       	brcc	.-42     	; 0x2ad6 <ldexp+0x2c>
    2b00:	11 f4       	brne	.+4      	; 0x2b06 <ldexp+0x5c>
    2b02:	60 ff       	sbrs	r22, 0
    2b04:	e8 cf       	rjmp	.-48     	; 0x2ad6 <ldexp+0x2c>
    2b06:	6f 5f       	subi	r22, 0xFF	; 255
    2b08:	7f 4f       	sbci	r23, 0xFF	; 255
    2b0a:	8f 4f       	sbci	r24, 0xFF	; 255
    2b0c:	9f 4f       	sbci	r25, 0xFF	; 255
    2b0e:	e3 cf       	rjmp	.-58     	; 0x2ad6 <ldexp+0x2c>
    2b10:	b4 ce       	rjmp	.-664    	; 0x287a <__fp_szero>
    2b12:	0e f0       	brts	.+2      	; 0x2b16 <ldexp+0x6c>
    2b14:	76 c0       	rjmp	.+236    	; 0x2c02 <__fp_mpack>
    2b16:	6c ce       	rjmp	.-808    	; 0x27f0 <__fp_nan>
    2b18:	68 94       	set
    2b1a:	64 ce       	rjmp	.-824    	; 0x27e4 <__fp_inf>

00002b1c <log>:
    2b1c:	93 de       	rcall	.-730    	; 0x2844 <__fp_splitA>
    2b1e:	c8 f3       	brcs	.-14     	; 0x2b12 <ldexp+0x68>
    2b20:	99 23       	and	r25, r25
    2b22:	d1 f3       	breq	.-12     	; 0x2b18 <ldexp+0x6e>
    2b24:	c6 f3       	brts	.-16     	; 0x2b16 <ldexp+0x6c>
    2b26:	df 93       	push	r29
    2b28:	cf 93       	push	r28
    2b2a:	1f 93       	push	r17
    2b2c:	0f 93       	push	r16
    2b2e:	ff 92       	push	r15
    2b30:	c9 2f       	mov	r28, r25
    2b32:	dd 27       	eor	r29, r29
    2b34:	88 23       	and	r24, r24
    2b36:	2a f0       	brmi	.+10     	; 0x2b42 <log+0x26>
    2b38:	21 97       	sbiw	r28, 0x01	; 1
    2b3a:	66 0f       	add	r22, r22
    2b3c:	77 1f       	adc	r23, r23
    2b3e:	88 1f       	adc	r24, r24
    2b40:	da f7       	brpl	.-10     	; 0x2b38 <log+0x1c>
    2b42:	20 e0       	ldi	r18, 0x00	; 0
    2b44:	30 e0       	ldi	r19, 0x00	; 0
    2b46:	40 e8       	ldi	r20, 0x80	; 128
    2b48:	5f eb       	ldi	r21, 0xBF	; 191
    2b4a:	9f e3       	ldi	r25, 0x3F	; 63
    2b4c:	88 39       	cpi	r24, 0x98	; 152
    2b4e:	20 f0       	brcs	.+8      	; 0x2b58 <log+0x3c>
    2b50:	80 3e       	cpi	r24, 0xE0	; 224
    2b52:	30 f0       	brcs	.+12     	; 0x2b60 <log+0x44>
    2b54:	21 96       	adiw	r28, 0x01	; 1
    2b56:	8f 77       	andi	r24, 0x7F	; 127
    2b58:	e8 dc       	rcall	.-1584   	; 0x252a <__addsf3>
    2b5a:	ec e1       	ldi	r30, 0x1C	; 28
    2b5c:	f1 e0       	ldi	r31, 0x01	; 1
    2b5e:	03 c0       	rjmp	.+6      	; 0x2b66 <log+0x4a>
    2b60:	e4 dc       	rcall	.-1592   	; 0x252a <__addsf3>
    2b62:	e9 e4       	ldi	r30, 0x49	; 73
    2b64:	f1 e0       	ldi	r31, 0x01	; 1
    2b66:	73 df       	rcall	.-282    	; 0x2a4e <__fp_powser>
    2b68:	8b 01       	movw	r16, r22
    2b6a:	be 01       	movw	r22, r28
    2b6c:	ec 01       	movw	r28, r24
    2b6e:	fb 2e       	mov	r15, r27
    2b70:	6f 57       	subi	r22, 0x7F	; 127
    2b72:	71 09       	sbc	r23, r1
    2b74:	75 95       	asr	r23
    2b76:	77 1f       	adc	r23, r23
    2b78:	88 0b       	sbc	r24, r24
    2b7a:	99 0b       	sbc	r25, r25
    2b7c:	d4 dd       	rcall	.-1112   	; 0x2726 <__floatsisf>
    2b7e:	28 e1       	ldi	r18, 0x18	; 24
    2b80:	32 e7       	ldi	r19, 0x72	; 114
    2b82:	41 e3       	ldi	r20, 0x31	; 49
    2b84:	5f e3       	ldi	r21, 0x3F	; 63
    2b86:	8f de       	rcall	.-738    	; 0x28a6 <__mulsf3x>
    2b88:	af 2d       	mov	r26, r15
    2b8a:	98 01       	movw	r18, r16
    2b8c:	ae 01       	movw	r20, r28
    2b8e:	ff 90       	pop	r15
    2b90:	0f 91       	pop	r16
    2b92:	1f 91       	pop	r17
    2b94:	cf 91       	pop	r28
    2b96:	df 91       	pop	r29
    2b98:	d9 dc       	rcall	.-1614   	; 0x254c <__addsf3x>
    2b9a:	3b ce       	rjmp	.-906    	; 0x2812 <__fp_round>

00002b9c <modf>:
    2b9c:	fa 01       	movw	r30, r20
    2b9e:	dc 01       	movw	r26, r24
    2ba0:	aa 0f       	add	r26, r26
    2ba2:	bb 1f       	adc	r27, r27
    2ba4:	9b 01       	movw	r18, r22
    2ba6:	ac 01       	movw	r20, r24
    2ba8:	bf 57       	subi	r27, 0x7F	; 127
    2baa:	28 f4       	brcc	.+10     	; 0x2bb6 <modf+0x1a>
    2bac:	22 27       	eor	r18, r18
    2bae:	33 27       	eor	r19, r19
    2bb0:	44 27       	eor	r20, r20
    2bb2:	50 78       	andi	r21, 0x80	; 128
    2bb4:	1f c0       	rjmp	.+62     	; 0x2bf4 <modf+0x58>
    2bb6:	b7 51       	subi	r27, 0x17	; 23
    2bb8:	88 f4       	brcc	.+34     	; 0x2bdc <modf+0x40>
    2bba:	ab 2f       	mov	r26, r27
    2bbc:	00 24       	eor	r0, r0
    2bbe:	46 95       	lsr	r20
    2bc0:	37 95       	ror	r19
    2bc2:	27 95       	ror	r18
    2bc4:	01 1c       	adc	r0, r1
    2bc6:	a3 95       	inc	r26
    2bc8:	d2 f3       	brmi	.-12     	; 0x2bbe <modf+0x22>
    2bca:	00 20       	and	r0, r0
    2bcc:	69 f0       	breq	.+26     	; 0x2be8 <modf+0x4c>
    2bce:	22 0f       	add	r18, r18
    2bd0:	33 1f       	adc	r19, r19
    2bd2:	44 1f       	adc	r20, r20
    2bd4:	b3 95       	inc	r27
    2bd6:	da f3       	brmi	.-10     	; 0x2bce <modf+0x32>
    2bd8:	0d d0       	rcall	.+26     	; 0x2bf4 <modf+0x58>
    2bda:	a6 cc       	rjmp	.-1716   	; 0x2528 <__subsf3>
    2bdc:	61 30       	cpi	r22, 0x01	; 1
    2bde:	71 05       	cpc	r23, r1
    2be0:	a0 e8       	ldi	r26, 0x80	; 128
    2be2:	8a 07       	cpc	r24, r26
    2be4:	b9 46       	sbci	r27, 0x69	; 105
    2be6:	30 f4       	brcc	.+12     	; 0x2bf4 <modf+0x58>
    2be8:	9b 01       	movw	r18, r22
    2bea:	ac 01       	movw	r20, r24
    2bec:	66 27       	eor	r22, r22
    2bee:	77 27       	eor	r23, r23
    2bf0:	88 27       	eor	r24, r24
    2bf2:	90 78       	andi	r25, 0x80	; 128
    2bf4:	30 96       	adiw	r30, 0x00	; 0
    2bf6:	21 f0       	breq	.+8      	; 0x2c00 <modf+0x64>
    2bf8:	20 83       	st	Z, r18
    2bfa:	31 83       	std	Z+1, r19	; 0x01
    2bfc:	42 83       	std	Z+2, r20	; 0x02
    2bfe:	53 83       	std	Z+3, r21	; 0x03
    2c00:	08 95       	ret

00002c02 <__fp_mpack>:
    2c02:	9f 3f       	cpi	r25, 0xFF	; 255
    2c04:	31 f0       	breq	.+12     	; 0x2c12 <__fp_mpack_finite+0xc>

00002c06 <__fp_mpack_finite>:
    2c06:	91 50       	subi	r25, 0x01	; 1
    2c08:	20 f4       	brcc	.+8      	; 0x2c12 <__fp_mpack_finite+0xc>
    2c0a:	87 95       	ror	r24
    2c0c:	77 95       	ror	r23
    2c0e:	67 95       	ror	r22
    2c10:	b7 95       	ror	r27
    2c12:	88 0f       	add	r24, r24
    2c14:	91 1d       	adc	r25, r1
    2c16:	96 95       	lsr	r25
    2c18:	87 95       	ror	r24
    2c1a:	97 f9       	bld	r25, 7
    2c1c:	08 95       	ret

00002c1e <__udivmodsi4>:
    2c1e:	a1 e2       	ldi	r26, 0x21	; 33
    2c20:	1a 2e       	mov	r1, r26
    2c22:	aa 1b       	sub	r26, r26
    2c24:	bb 1b       	sub	r27, r27
    2c26:	fd 01       	movw	r30, r26
    2c28:	0d c0       	rjmp	.+26     	; 0x2c44 <__udivmodsi4_ep>

00002c2a <__udivmodsi4_loop>:
    2c2a:	aa 1f       	adc	r26, r26
    2c2c:	bb 1f       	adc	r27, r27
    2c2e:	ee 1f       	adc	r30, r30
    2c30:	ff 1f       	adc	r31, r31
    2c32:	a2 17       	cp	r26, r18
    2c34:	b3 07       	cpc	r27, r19
    2c36:	e4 07       	cpc	r30, r20
    2c38:	f5 07       	cpc	r31, r21
    2c3a:	20 f0       	brcs	.+8      	; 0x2c44 <__udivmodsi4_ep>
    2c3c:	a2 1b       	sub	r26, r18
    2c3e:	b3 0b       	sbc	r27, r19
    2c40:	e4 0b       	sbc	r30, r20
    2c42:	f5 0b       	sbc	r31, r21

00002c44 <__udivmodsi4_ep>:
    2c44:	66 1f       	adc	r22, r22
    2c46:	77 1f       	adc	r23, r23
    2c48:	88 1f       	adc	r24, r24
    2c4a:	99 1f       	adc	r25, r25
    2c4c:	1a 94       	dec	r1
    2c4e:	69 f7       	brne	.-38     	; 0x2c2a <__udivmodsi4_loop>
    2c50:	60 95       	com	r22
    2c52:	70 95       	com	r23
    2c54:	80 95       	com	r24
    2c56:	90 95       	com	r25
    2c58:	9b 01       	movw	r18, r22
    2c5a:	ac 01       	movw	r20, r24
    2c5c:	bd 01       	movw	r22, r26
    2c5e:	cf 01       	movw	r24, r30
    2c60:	08 95       	ret

00002c62 <__tablejump2__>:
    2c62:	ee 0f       	add	r30, r30
    2c64:	ff 1f       	adc	r31, r31

00002c66 <__tablejump__>:
    2c66:	05 90       	lpm	r0, Z+
    2c68:	f4 91       	lpm	r31, Z
    2c6a:	e0 2d       	mov	r30, r0
    2c6c:	09 94       	ijmp

00002c6e <__umulhisi3>:
    2c6e:	a2 9f       	mul	r26, r18
    2c70:	b0 01       	movw	r22, r0
    2c72:	b3 9f       	mul	r27, r19
    2c74:	c0 01       	movw	r24, r0
    2c76:	a3 9f       	mul	r26, r19
    2c78:	01 d0       	rcall	.+2      	; 0x2c7c <__umulhisi3+0xe>
    2c7a:	b2 9f       	mul	r27, r18
    2c7c:	70 0d       	add	r23, r0
    2c7e:	81 1d       	adc	r24, r1
    2c80:	11 24       	eor	r1, r1
    2c82:	91 1d       	adc	r25, r1
    2c84:	08 95       	ret

00002c86 <__prologue_saves__>:
    2c86:	2f 92       	push	r2
    2c88:	3f 92       	push	r3
    2c8a:	4f 92       	push	r4
    2c8c:	5f 92       	push	r5
    2c8e:	6f 92       	push	r6
    2c90:	7f 92       	push	r7
    2c92:	8f 92       	push	r8
    2c94:	9f 92       	push	r9
    2c96:	af 92       	push	r10
    2c98:	bf 92       	push	r11
    2c9a:	cf 92       	push	r12
    2c9c:	df 92       	push	r13
    2c9e:	ef 92       	push	r14
    2ca0:	ff 92       	push	r15
    2ca2:	0f 93       	push	r16
    2ca4:	1f 93       	push	r17
    2ca6:	cf 93       	push	r28
    2ca8:	df 93       	push	r29
    2caa:	cd b7       	in	r28, 0x3d	; 61
    2cac:	de b7       	in	r29, 0x3e	; 62
    2cae:	ca 1b       	sub	r28, r26
    2cb0:	db 0b       	sbc	r29, r27
    2cb2:	0f b6       	in	r0, 0x3f	; 63
    2cb4:	f8 94       	cli
    2cb6:	de bf       	out	0x3e, r29	; 62
    2cb8:	0f be       	out	0x3f, r0	; 63
    2cba:	cd bf       	out	0x3d, r28	; 61
    2cbc:	09 94       	ijmp

00002cbe <__epilogue_restores__>:
    2cbe:	2a 88       	ldd	r2, Y+18	; 0x12
    2cc0:	39 88       	ldd	r3, Y+17	; 0x11
    2cc2:	48 88       	ldd	r4, Y+16	; 0x10
    2cc4:	5f 84       	ldd	r5, Y+15	; 0x0f
    2cc6:	6e 84       	ldd	r6, Y+14	; 0x0e
    2cc8:	7d 84       	ldd	r7, Y+13	; 0x0d
    2cca:	8c 84       	ldd	r8, Y+12	; 0x0c
    2ccc:	9b 84       	ldd	r9, Y+11	; 0x0b
    2cce:	aa 84       	ldd	r10, Y+10	; 0x0a
    2cd0:	b9 84       	ldd	r11, Y+9	; 0x09
    2cd2:	c8 84       	ldd	r12, Y+8	; 0x08
    2cd4:	df 80       	ldd	r13, Y+7	; 0x07
    2cd6:	ee 80       	ldd	r14, Y+6	; 0x06
    2cd8:	fd 80       	ldd	r15, Y+5	; 0x05
    2cda:	0c 81       	ldd	r16, Y+4	; 0x04
    2cdc:	1b 81       	ldd	r17, Y+3	; 0x03
    2cde:	aa 81       	ldd	r26, Y+2	; 0x02
    2ce0:	b9 81       	ldd	r27, Y+1	; 0x01
    2ce2:	ce 0f       	add	r28, r30
    2ce4:	d1 1d       	adc	r29, r1
    2ce6:	0f b6       	in	r0, 0x3f	; 63
    2ce8:	f8 94       	cli
    2cea:	de bf       	out	0x3e, r29	; 62
    2cec:	0f be       	out	0x3f, r0	; 63
    2cee:	cd bf       	out	0x3d, r28	; 61
    2cf0:	ed 01       	movw	r28, r26
    2cf2:	08 95       	ret

00002cf4 <__tablejump_elpm__>:
    2cf4:	07 90       	elpm	r0, Z+
    2cf6:	f6 91       	elpm	r31, Z
    2cf8:	e0 2d       	mov	r30, r0
    2cfa:	09 94       	ijmp

00002cfc <atoi>:
    2cfc:	fc 01       	movw	r30, r24
    2cfe:	88 27       	eor	r24, r24
    2d00:	99 27       	eor	r25, r25
    2d02:	e8 94       	clt
    2d04:	21 91       	ld	r18, Z+
    2d06:	20 32       	cpi	r18, 0x20	; 32
    2d08:	e9 f3       	breq	.-6      	; 0x2d04 <atoi+0x8>
    2d0a:	29 30       	cpi	r18, 0x09	; 9
    2d0c:	10 f0       	brcs	.+4      	; 0x2d12 <atoi+0x16>
    2d0e:	2e 30       	cpi	r18, 0x0E	; 14
    2d10:	c8 f3       	brcs	.-14     	; 0x2d04 <atoi+0x8>
    2d12:	2b 32       	cpi	r18, 0x2B	; 43
    2d14:	41 f0       	breq	.+16     	; 0x2d26 <atoi+0x2a>
    2d16:	2d 32       	cpi	r18, 0x2D	; 45
    2d18:	39 f4       	brne	.+14     	; 0x2d28 <atoi+0x2c>
    2d1a:	68 94       	set
    2d1c:	04 c0       	rjmp	.+8      	; 0x2d26 <atoi+0x2a>
    2d1e:	0e 94 93 17 	call	0x2f26	; 0x2f26 <__mulhi_const_10>
    2d22:	82 0f       	add	r24, r18
    2d24:	91 1d       	adc	r25, r1
    2d26:	21 91       	ld	r18, Z+
    2d28:	20 53       	subi	r18, 0x30	; 48
    2d2a:	2a 30       	cpi	r18, 0x0A	; 10
    2d2c:	c0 f3       	brcs	.-16     	; 0x2d1e <atoi+0x22>
    2d2e:	1e f4       	brtc	.+6      	; 0x2d36 <atoi+0x3a>
    2d30:	90 95       	com	r25
    2d32:	81 95       	neg	r24
    2d34:	9f 4f       	sbci	r25, 0xFF	; 255
    2d36:	08 95       	ret

00002d38 <__ftoa_engine>:
    2d38:	28 30       	cpi	r18, 0x08	; 8
    2d3a:	08 f0       	brcs	.+2      	; 0x2d3e <__ftoa_engine+0x6>
    2d3c:	27 e0       	ldi	r18, 0x07	; 7
    2d3e:	33 27       	eor	r19, r19
    2d40:	da 01       	movw	r26, r20
    2d42:	99 0f       	add	r25, r25
    2d44:	31 1d       	adc	r19, r1
    2d46:	87 fd       	sbrc	r24, 7
    2d48:	91 60       	ori	r25, 0x01	; 1
    2d4a:	00 96       	adiw	r24, 0x00	; 0
    2d4c:	61 05       	cpc	r22, r1
    2d4e:	71 05       	cpc	r23, r1
    2d50:	39 f4       	brne	.+14     	; 0x2d60 <__ftoa_engine+0x28>
    2d52:	32 60       	ori	r19, 0x02	; 2
    2d54:	2e 5f       	subi	r18, 0xFE	; 254
    2d56:	3d 93       	st	X+, r19
    2d58:	30 e3       	ldi	r19, 0x30	; 48
    2d5a:	2a 95       	dec	r18
    2d5c:	e1 f7       	brne	.-8      	; 0x2d56 <__ftoa_engine+0x1e>
    2d5e:	08 95       	ret
    2d60:	9f 3f       	cpi	r25, 0xFF	; 255
    2d62:	30 f0       	brcs	.+12     	; 0x2d70 <__ftoa_engine+0x38>
    2d64:	80 38       	cpi	r24, 0x80	; 128
    2d66:	71 05       	cpc	r23, r1
    2d68:	61 05       	cpc	r22, r1
    2d6a:	09 f0       	breq	.+2      	; 0x2d6e <__ftoa_engine+0x36>
    2d6c:	3c 5f       	subi	r19, 0xFC	; 252
    2d6e:	3c 5f       	subi	r19, 0xFC	; 252
    2d70:	3d 93       	st	X+, r19
    2d72:	91 30       	cpi	r25, 0x01	; 1
    2d74:	08 f0       	brcs	.+2      	; 0x2d78 <__ftoa_engine+0x40>
    2d76:	80 68       	ori	r24, 0x80	; 128
    2d78:	91 1d       	adc	r25, r1
    2d7a:	df 93       	push	r29
    2d7c:	cf 93       	push	r28
    2d7e:	1f 93       	push	r17
    2d80:	0f 93       	push	r16
    2d82:	ff 92       	push	r15
    2d84:	ef 92       	push	r14
    2d86:	19 2f       	mov	r17, r25
    2d88:	98 7f       	andi	r25, 0xF8	; 248
    2d8a:	96 95       	lsr	r25
    2d8c:	e9 2f       	mov	r30, r25
    2d8e:	96 95       	lsr	r25
    2d90:	96 95       	lsr	r25
    2d92:	e9 0f       	add	r30, r25
    2d94:	ff 27       	eor	r31, r31
    2d96:	e8 52       	subi	r30, 0x28	; 40
    2d98:	fe 4f       	sbci	r31, 0xFE	; 254
    2d9a:	99 27       	eor	r25, r25
    2d9c:	33 27       	eor	r19, r19
    2d9e:	ee 24       	eor	r14, r14
    2da0:	ff 24       	eor	r15, r15
    2da2:	a7 01       	movw	r20, r14
    2da4:	e7 01       	movw	r28, r14
    2da6:	05 90       	lpm	r0, Z+
    2da8:	08 94       	sec
    2daa:	07 94       	ror	r0
    2dac:	28 f4       	brcc	.+10     	; 0x2db8 <__ftoa_engine+0x80>
    2dae:	36 0f       	add	r19, r22
    2db0:	e7 1e       	adc	r14, r23
    2db2:	f8 1e       	adc	r15, r24
    2db4:	49 1f       	adc	r20, r25
    2db6:	51 1d       	adc	r21, r1
    2db8:	66 0f       	add	r22, r22
    2dba:	77 1f       	adc	r23, r23
    2dbc:	88 1f       	adc	r24, r24
    2dbe:	99 1f       	adc	r25, r25
    2dc0:	06 94       	lsr	r0
    2dc2:	a1 f7       	brne	.-24     	; 0x2dac <__ftoa_engine+0x74>
    2dc4:	05 90       	lpm	r0, Z+
    2dc6:	07 94       	ror	r0
    2dc8:	28 f4       	brcc	.+10     	; 0x2dd4 <__ftoa_engine+0x9c>
    2dca:	e7 0e       	add	r14, r23
    2dcc:	f8 1e       	adc	r15, r24
    2dce:	49 1f       	adc	r20, r25
    2dd0:	56 1f       	adc	r21, r22
    2dd2:	c1 1d       	adc	r28, r1
    2dd4:	77 0f       	add	r23, r23
    2dd6:	88 1f       	adc	r24, r24
    2dd8:	99 1f       	adc	r25, r25
    2dda:	66 1f       	adc	r22, r22
    2ddc:	06 94       	lsr	r0
    2dde:	a1 f7       	brne	.-24     	; 0x2dc8 <__ftoa_engine+0x90>
    2de0:	05 90       	lpm	r0, Z+
    2de2:	07 94       	ror	r0
    2de4:	28 f4       	brcc	.+10     	; 0x2df0 <__ftoa_engine+0xb8>
    2de6:	f8 0e       	add	r15, r24
    2de8:	49 1f       	adc	r20, r25
    2dea:	56 1f       	adc	r21, r22
    2dec:	c7 1f       	adc	r28, r23
    2dee:	d1 1d       	adc	r29, r1
    2df0:	88 0f       	add	r24, r24
    2df2:	99 1f       	adc	r25, r25
    2df4:	66 1f       	adc	r22, r22
    2df6:	77 1f       	adc	r23, r23
    2df8:	06 94       	lsr	r0
    2dfa:	a1 f7       	brne	.-24     	; 0x2de4 <__ftoa_engine+0xac>
    2dfc:	05 90       	lpm	r0, Z+
    2dfe:	07 94       	ror	r0
    2e00:	20 f4       	brcc	.+8      	; 0x2e0a <__ftoa_engine+0xd2>
    2e02:	49 0f       	add	r20, r25
    2e04:	56 1f       	adc	r21, r22
    2e06:	c7 1f       	adc	r28, r23
    2e08:	d8 1f       	adc	r29, r24
    2e0a:	99 0f       	add	r25, r25
    2e0c:	66 1f       	adc	r22, r22
    2e0e:	77 1f       	adc	r23, r23
    2e10:	88 1f       	adc	r24, r24
    2e12:	06 94       	lsr	r0
    2e14:	a9 f7       	brne	.-22     	; 0x2e00 <__ftoa_engine+0xc8>
    2e16:	84 91       	lpm	r24, Z
    2e18:	10 95       	com	r17
    2e1a:	17 70       	andi	r17, 0x07	; 7
    2e1c:	41 f0       	breq	.+16     	; 0x2e2e <__ftoa_engine+0xf6>
    2e1e:	d6 95       	lsr	r29
    2e20:	c7 95       	ror	r28
    2e22:	57 95       	ror	r21
    2e24:	47 95       	ror	r20
    2e26:	f7 94       	ror	r15
    2e28:	e7 94       	ror	r14
    2e2a:	1a 95       	dec	r17
    2e2c:	c1 f7       	brne	.-16     	; 0x2e1e <__ftoa_engine+0xe6>
    2e2e:	ee e7       	ldi	r30, 0x7E	; 126
    2e30:	f1 e0       	ldi	r31, 0x01	; 1
    2e32:	68 94       	set
    2e34:	15 90       	lpm	r1, Z+
    2e36:	15 91       	lpm	r17, Z+
    2e38:	35 91       	lpm	r19, Z+
    2e3a:	65 91       	lpm	r22, Z+
    2e3c:	95 91       	lpm	r25, Z+
    2e3e:	05 90       	lpm	r0, Z+
    2e40:	7f e2       	ldi	r23, 0x2F	; 47
    2e42:	73 95       	inc	r23
    2e44:	e1 18       	sub	r14, r1
    2e46:	f1 0a       	sbc	r15, r17
    2e48:	43 0b       	sbc	r20, r19
    2e4a:	56 0b       	sbc	r21, r22
    2e4c:	c9 0b       	sbc	r28, r25
    2e4e:	d0 09       	sbc	r29, r0
    2e50:	c0 f7       	brcc	.-16     	; 0x2e42 <__ftoa_engine+0x10a>
    2e52:	e1 0c       	add	r14, r1
    2e54:	f1 1e       	adc	r15, r17
    2e56:	43 1f       	adc	r20, r19
    2e58:	56 1f       	adc	r21, r22
    2e5a:	c9 1f       	adc	r28, r25
    2e5c:	d0 1d       	adc	r29, r0
    2e5e:	7e f4       	brtc	.+30     	; 0x2e7e <__ftoa_engine+0x146>
    2e60:	70 33       	cpi	r23, 0x30	; 48
    2e62:	11 f4       	brne	.+4      	; 0x2e68 <__ftoa_engine+0x130>
    2e64:	8a 95       	dec	r24
    2e66:	e6 cf       	rjmp	.-52     	; 0x2e34 <__ftoa_engine+0xfc>
    2e68:	e8 94       	clt
    2e6a:	01 50       	subi	r16, 0x01	; 1
    2e6c:	30 f0       	brcs	.+12     	; 0x2e7a <__ftoa_engine+0x142>
    2e6e:	08 0f       	add	r16, r24
    2e70:	0a f4       	brpl	.+2      	; 0x2e74 <__ftoa_engine+0x13c>
    2e72:	00 27       	eor	r16, r16
    2e74:	02 17       	cp	r16, r18
    2e76:	08 f4       	brcc	.+2      	; 0x2e7a <__ftoa_engine+0x142>
    2e78:	20 2f       	mov	r18, r16
    2e7a:	23 95       	inc	r18
    2e7c:	02 2f       	mov	r16, r18
    2e7e:	7a 33       	cpi	r23, 0x3A	; 58
    2e80:	28 f0       	brcs	.+10     	; 0x2e8c <__ftoa_engine+0x154>
    2e82:	79 e3       	ldi	r23, 0x39	; 57
    2e84:	7d 93       	st	X+, r23
    2e86:	2a 95       	dec	r18
    2e88:	e9 f7       	brne	.-6      	; 0x2e84 <__ftoa_engine+0x14c>
    2e8a:	10 c0       	rjmp	.+32     	; 0x2eac <__ftoa_engine+0x174>
    2e8c:	7d 93       	st	X+, r23
    2e8e:	2a 95       	dec	r18
    2e90:	89 f6       	brne	.-94     	; 0x2e34 <__ftoa_engine+0xfc>
    2e92:	06 94       	lsr	r0
    2e94:	97 95       	ror	r25
    2e96:	67 95       	ror	r22
    2e98:	37 95       	ror	r19
    2e9a:	17 95       	ror	r17
    2e9c:	17 94       	ror	r1
    2e9e:	e1 18       	sub	r14, r1
    2ea0:	f1 0a       	sbc	r15, r17
    2ea2:	43 0b       	sbc	r20, r19
    2ea4:	56 0b       	sbc	r21, r22
    2ea6:	c9 0b       	sbc	r28, r25
    2ea8:	d0 09       	sbc	r29, r0
    2eaa:	98 f0       	brcs	.+38     	; 0x2ed2 <__ftoa_engine+0x19a>
    2eac:	23 95       	inc	r18
    2eae:	7e 91       	ld	r23, -X
    2eb0:	73 95       	inc	r23
    2eb2:	7a 33       	cpi	r23, 0x3A	; 58
    2eb4:	08 f0       	brcs	.+2      	; 0x2eb8 <__ftoa_engine+0x180>
    2eb6:	70 e3       	ldi	r23, 0x30	; 48
    2eb8:	7c 93       	st	X, r23
    2eba:	20 13       	cpse	r18, r16
    2ebc:	b8 f7       	brcc	.-18     	; 0x2eac <__ftoa_engine+0x174>
    2ebe:	7e 91       	ld	r23, -X
    2ec0:	70 61       	ori	r23, 0x10	; 16
    2ec2:	7d 93       	st	X+, r23
    2ec4:	30 f0       	brcs	.+12     	; 0x2ed2 <__ftoa_engine+0x19a>
    2ec6:	83 95       	inc	r24
    2ec8:	71 e3       	ldi	r23, 0x31	; 49
    2eca:	7d 93       	st	X+, r23
    2ecc:	70 e3       	ldi	r23, 0x30	; 48
    2ece:	2a 95       	dec	r18
    2ed0:	e1 f7       	brne	.-8      	; 0x2eca <__ftoa_engine+0x192>
    2ed2:	11 24       	eor	r1, r1
    2ed4:	ef 90       	pop	r14
    2ed6:	ff 90       	pop	r15
    2ed8:	0f 91       	pop	r16
    2eda:	1f 91       	pop	r17
    2edc:	cf 91       	pop	r28
    2ede:	df 91       	pop	r29
    2ee0:	99 27       	eor	r25, r25
    2ee2:	87 fd       	sbrc	r24, 7
    2ee4:	90 95       	com	r25
    2ee6:	08 95       	ret

00002ee8 <strnlen_P>:
    2ee8:	fc 01       	movw	r30, r24
    2eea:	05 90       	lpm	r0, Z+
    2eec:	61 50       	subi	r22, 0x01	; 1
    2eee:	70 40       	sbci	r23, 0x00	; 0
    2ef0:	01 10       	cpse	r0, r1
    2ef2:	d8 f7       	brcc	.-10     	; 0x2eea <strnlen_P+0x2>
    2ef4:	80 95       	com	r24
    2ef6:	90 95       	com	r25
    2ef8:	8e 0f       	add	r24, r30
    2efa:	9f 1f       	adc	r25, r31
    2efc:	08 95       	ret

00002efe <strcmp>:
    2efe:	fb 01       	movw	r30, r22
    2f00:	dc 01       	movw	r26, r24
    2f02:	8d 91       	ld	r24, X+
    2f04:	01 90       	ld	r0, Z+
    2f06:	80 19       	sub	r24, r0
    2f08:	01 10       	cpse	r0, r1
    2f0a:	d9 f3       	breq	.-10     	; 0x2f02 <strcmp+0x4>
    2f0c:	99 0b       	sbc	r25, r25
    2f0e:	08 95       	ret

00002f10 <strnlen>:
    2f10:	fc 01       	movw	r30, r24
    2f12:	61 50       	subi	r22, 0x01	; 1
    2f14:	70 40       	sbci	r23, 0x00	; 0
    2f16:	01 90       	ld	r0, Z+
    2f18:	01 10       	cpse	r0, r1
    2f1a:	d8 f7       	brcc	.-10     	; 0x2f12 <strnlen+0x2>
    2f1c:	80 95       	com	r24
    2f1e:	90 95       	com	r25
    2f20:	8e 0f       	add	r24, r30
    2f22:	9f 1f       	adc	r25, r31
    2f24:	08 95       	ret

00002f26 <__mulhi_const_10>:
    2f26:	7a e0       	ldi	r23, 0x0A	; 10
    2f28:	97 9f       	mul	r25, r23
    2f2a:	90 2d       	mov	r25, r0
    2f2c:	87 9f       	mul	r24, r23
    2f2e:	80 2d       	mov	r24, r0
    2f30:	91 0d       	add	r25, r1
    2f32:	11 24       	eor	r1, r1
    2f34:	08 95       	ret

00002f36 <fputc>:
    2f36:	0f 93       	push	r16
    2f38:	1f 93       	push	r17
    2f3a:	cf 93       	push	r28
    2f3c:	df 93       	push	r29
    2f3e:	8c 01       	movw	r16, r24
    2f40:	eb 01       	movw	r28, r22
    2f42:	8b 81       	ldd	r24, Y+3	; 0x03
    2f44:	81 fd       	sbrc	r24, 1
    2f46:	03 c0       	rjmp	.+6      	; 0x2f4e <fputc+0x18>
    2f48:	0f ef       	ldi	r16, 0xFF	; 255
    2f4a:	1f ef       	ldi	r17, 0xFF	; 255
    2f4c:	1a c0       	rjmp	.+52     	; 0x2f82 <fputc+0x4c>
    2f4e:	82 ff       	sbrs	r24, 2
    2f50:	0d c0       	rjmp	.+26     	; 0x2f6c <fputc+0x36>
    2f52:	2e 81       	ldd	r18, Y+6	; 0x06
    2f54:	3f 81       	ldd	r19, Y+7	; 0x07
    2f56:	8c 81       	ldd	r24, Y+4	; 0x04
    2f58:	9d 81       	ldd	r25, Y+5	; 0x05
    2f5a:	28 17       	cp	r18, r24
    2f5c:	39 07       	cpc	r19, r25
    2f5e:	64 f4       	brge	.+24     	; 0x2f78 <fputc+0x42>
    2f60:	e8 81       	ld	r30, Y
    2f62:	f9 81       	ldd	r31, Y+1	; 0x01
    2f64:	01 93       	st	Z+, r16
    2f66:	f9 83       	std	Y+1, r31	; 0x01
    2f68:	e8 83       	st	Y, r30
    2f6a:	06 c0       	rjmp	.+12     	; 0x2f78 <fputc+0x42>
    2f6c:	e8 85       	ldd	r30, Y+8	; 0x08
    2f6e:	f9 85       	ldd	r31, Y+9	; 0x09
    2f70:	80 2f       	mov	r24, r16
    2f72:	09 95       	icall
    2f74:	89 2b       	or	r24, r25
    2f76:	41 f7       	brne	.-48     	; 0x2f48 <fputc+0x12>
    2f78:	8e 81       	ldd	r24, Y+6	; 0x06
    2f7a:	9f 81       	ldd	r25, Y+7	; 0x07
    2f7c:	01 96       	adiw	r24, 0x01	; 1
    2f7e:	9f 83       	std	Y+7, r25	; 0x07
    2f80:	8e 83       	std	Y+6, r24	; 0x06
    2f82:	c8 01       	movw	r24, r16
    2f84:	df 91       	pop	r29
    2f86:	cf 91       	pop	r28
    2f88:	1f 91       	pop	r17
    2f8a:	0f 91       	pop	r16
    2f8c:	08 95       	ret

00002f8e <snprintf>:
    2f8e:	0f 93       	push	r16
    2f90:	1f 93       	push	r17
    2f92:	cf 93       	push	r28
    2f94:	df 93       	push	r29
    2f96:	cd b7       	in	r28, 0x3d	; 61
    2f98:	de b7       	in	r29, 0x3e	; 62
    2f9a:	2e 97       	sbiw	r28, 0x0e	; 14
    2f9c:	0f b6       	in	r0, 0x3f	; 63
    2f9e:	f8 94       	cli
    2fa0:	de bf       	out	0x3e, r29	; 62
    2fa2:	0f be       	out	0x3f, r0	; 63
    2fa4:	cd bf       	out	0x3d, r28	; 61
    2fa6:	0d 89       	ldd	r16, Y+21	; 0x15
    2fa8:	1e 89       	ldd	r17, Y+22	; 0x16
    2faa:	8f 89       	ldd	r24, Y+23	; 0x17
    2fac:	98 8d       	ldd	r25, Y+24	; 0x18
    2fae:	26 e0       	ldi	r18, 0x06	; 6
    2fb0:	2c 83       	std	Y+4, r18	; 0x04
    2fb2:	1a 83       	std	Y+2, r17	; 0x02
    2fb4:	09 83       	std	Y+1, r16	; 0x01
    2fb6:	97 ff       	sbrs	r25, 7
    2fb8:	02 c0       	rjmp	.+4      	; 0x2fbe <snprintf+0x30>
    2fba:	80 e0       	ldi	r24, 0x00	; 0
    2fbc:	90 e8       	ldi	r25, 0x80	; 128
    2fbe:	01 97       	sbiw	r24, 0x01	; 1
    2fc0:	9e 83       	std	Y+6, r25	; 0x06
    2fc2:	8d 83       	std	Y+5, r24	; 0x05
    2fc4:	ce 01       	movw	r24, r28
    2fc6:	4b 96       	adiw	r24, 0x1b	; 27
    2fc8:	ac 01       	movw	r20, r24
    2fca:	69 8d       	ldd	r22, Y+25	; 0x19
    2fcc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fce:	ce 01       	movw	r24, r28
    2fd0:	01 96       	adiw	r24, 0x01	; 1
    2fd2:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <vfprintf>
    2fd6:	4d 81       	ldd	r20, Y+5	; 0x05
    2fd8:	5e 81       	ldd	r21, Y+6	; 0x06
    2fda:	57 fd       	sbrc	r21, 7
    2fdc:	0a c0       	rjmp	.+20     	; 0x2ff2 <snprintf+0x64>
    2fde:	2f 81       	ldd	r18, Y+7	; 0x07
    2fe0:	38 85       	ldd	r19, Y+8	; 0x08
    2fe2:	42 17       	cp	r20, r18
    2fe4:	53 07       	cpc	r21, r19
    2fe6:	0c f4       	brge	.+2      	; 0x2fea <snprintf+0x5c>
    2fe8:	9a 01       	movw	r18, r20
    2fea:	f8 01       	movw	r30, r16
    2fec:	e2 0f       	add	r30, r18
    2fee:	f3 1f       	adc	r31, r19
    2ff0:	10 82       	st	Z, r1
    2ff2:	2e 96       	adiw	r28, 0x0e	; 14
    2ff4:	0f b6       	in	r0, 0x3f	; 63
    2ff6:	f8 94       	cli
    2ff8:	de bf       	out	0x3e, r29	; 62
    2ffa:	0f be       	out	0x3f, r0	; 63
    2ffc:	cd bf       	out	0x3d, r28	; 61
    2ffe:	df 91       	pop	r29
    3000:	cf 91       	pop	r28
    3002:	1f 91       	pop	r17
    3004:	0f 91       	pop	r16
    3006:	08 95       	ret

00003008 <vsnprintf>:
    3008:	0f 93       	push	r16
    300a:	1f 93       	push	r17
    300c:	cf 93       	push	r28
    300e:	df 93       	push	r29
    3010:	cd b7       	in	r28, 0x3d	; 61
    3012:	de b7       	in	r29, 0x3e	; 62
    3014:	2e 97       	sbiw	r28, 0x0e	; 14
    3016:	0f b6       	in	r0, 0x3f	; 63
    3018:	f8 94       	cli
    301a:	de bf       	out	0x3e, r29	; 62
    301c:	0f be       	out	0x3f, r0	; 63
    301e:	cd bf       	out	0x3d, r28	; 61
    3020:	8c 01       	movw	r16, r24
    3022:	ca 01       	movw	r24, r20
    3024:	46 e0       	ldi	r20, 0x06	; 6
    3026:	4c 83       	std	Y+4, r20	; 0x04
    3028:	1a 83       	std	Y+2, r17	; 0x02
    302a:	09 83       	std	Y+1, r16	; 0x01
    302c:	77 ff       	sbrs	r23, 7
    302e:	02 c0       	rjmp	.+4      	; 0x3034 <vsnprintf+0x2c>
    3030:	60 e0       	ldi	r22, 0x00	; 0
    3032:	70 e8       	ldi	r23, 0x80	; 128
    3034:	61 50       	subi	r22, 0x01	; 1
    3036:	71 09       	sbc	r23, r1
    3038:	7e 83       	std	Y+6, r23	; 0x06
    303a:	6d 83       	std	Y+5, r22	; 0x05
    303c:	a9 01       	movw	r20, r18
    303e:	bc 01       	movw	r22, r24
    3040:	ce 01       	movw	r24, r28
    3042:	01 96       	adiw	r24, 0x01	; 1
    3044:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <vfprintf>
    3048:	4d 81       	ldd	r20, Y+5	; 0x05
    304a:	5e 81       	ldd	r21, Y+6	; 0x06
    304c:	57 fd       	sbrc	r21, 7
    304e:	0a c0       	rjmp	.+20     	; 0x3064 <vsnprintf+0x5c>
    3050:	2f 81       	ldd	r18, Y+7	; 0x07
    3052:	38 85       	ldd	r19, Y+8	; 0x08
    3054:	42 17       	cp	r20, r18
    3056:	53 07       	cpc	r21, r19
    3058:	0c f4       	brge	.+2      	; 0x305c <vsnprintf+0x54>
    305a:	9a 01       	movw	r18, r20
    305c:	f8 01       	movw	r30, r16
    305e:	e2 0f       	add	r30, r18
    3060:	f3 1f       	adc	r31, r19
    3062:	10 82       	st	Z, r1
    3064:	2e 96       	adiw	r28, 0x0e	; 14
    3066:	0f b6       	in	r0, 0x3f	; 63
    3068:	f8 94       	cli
    306a:	de bf       	out	0x3e, r29	; 62
    306c:	0f be       	out	0x3f, r0	; 63
    306e:	cd bf       	out	0x3d, r28	; 61
    3070:	df 91       	pop	r29
    3072:	cf 91       	pop	r28
    3074:	1f 91       	pop	r17
    3076:	0f 91       	pop	r16
    3078:	08 95       	ret

0000307a <__ultoa_invert>:
    307a:	fa 01       	movw	r30, r20
    307c:	aa 27       	eor	r26, r26
    307e:	28 30       	cpi	r18, 0x08	; 8
    3080:	51 f1       	breq	.+84     	; 0x30d6 <__ultoa_invert+0x5c>
    3082:	20 31       	cpi	r18, 0x10	; 16
    3084:	81 f1       	breq	.+96     	; 0x30e6 <__ultoa_invert+0x6c>
    3086:	e8 94       	clt
    3088:	6f 93       	push	r22
    308a:	6e 7f       	andi	r22, 0xFE	; 254
    308c:	6e 5f       	subi	r22, 0xFE	; 254
    308e:	7f 4f       	sbci	r23, 0xFF	; 255
    3090:	8f 4f       	sbci	r24, 0xFF	; 255
    3092:	9f 4f       	sbci	r25, 0xFF	; 255
    3094:	af 4f       	sbci	r26, 0xFF	; 255
    3096:	b1 e0       	ldi	r27, 0x01	; 1
    3098:	3e d0       	rcall	.+124    	; 0x3116 <__ultoa_invert+0x9c>
    309a:	b4 e0       	ldi	r27, 0x04	; 4
    309c:	3c d0       	rcall	.+120    	; 0x3116 <__ultoa_invert+0x9c>
    309e:	67 0f       	add	r22, r23
    30a0:	78 1f       	adc	r23, r24
    30a2:	89 1f       	adc	r24, r25
    30a4:	9a 1f       	adc	r25, r26
    30a6:	a1 1d       	adc	r26, r1
    30a8:	68 0f       	add	r22, r24
    30aa:	79 1f       	adc	r23, r25
    30ac:	8a 1f       	adc	r24, r26
    30ae:	91 1d       	adc	r25, r1
    30b0:	a1 1d       	adc	r26, r1
    30b2:	6a 0f       	add	r22, r26
    30b4:	71 1d       	adc	r23, r1
    30b6:	81 1d       	adc	r24, r1
    30b8:	91 1d       	adc	r25, r1
    30ba:	a1 1d       	adc	r26, r1
    30bc:	20 d0       	rcall	.+64     	; 0x30fe <__ultoa_invert+0x84>
    30be:	09 f4       	brne	.+2      	; 0x30c2 <__ultoa_invert+0x48>
    30c0:	68 94       	set
    30c2:	3f 91       	pop	r19
    30c4:	2a e0       	ldi	r18, 0x0A	; 10
    30c6:	26 9f       	mul	r18, r22
    30c8:	11 24       	eor	r1, r1
    30ca:	30 19       	sub	r19, r0
    30cc:	30 5d       	subi	r19, 0xD0	; 208
    30ce:	31 93       	st	Z+, r19
    30d0:	de f6       	brtc	.-74     	; 0x3088 <__ultoa_invert+0xe>
    30d2:	cf 01       	movw	r24, r30
    30d4:	08 95       	ret
    30d6:	46 2f       	mov	r20, r22
    30d8:	47 70       	andi	r20, 0x07	; 7
    30da:	40 5d       	subi	r20, 0xD0	; 208
    30dc:	41 93       	st	Z+, r20
    30de:	b3 e0       	ldi	r27, 0x03	; 3
    30e0:	0f d0       	rcall	.+30     	; 0x3100 <__ultoa_invert+0x86>
    30e2:	c9 f7       	brne	.-14     	; 0x30d6 <__ultoa_invert+0x5c>
    30e4:	f6 cf       	rjmp	.-20     	; 0x30d2 <__ultoa_invert+0x58>
    30e6:	46 2f       	mov	r20, r22
    30e8:	4f 70       	andi	r20, 0x0F	; 15
    30ea:	40 5d       	subi	r20, 0xD0	; 208
    30ec:	4a 33       	cpi	r20, 0x3A	; 58
    30ee:	18 f0       	brcs	.+6      	; 0x30f6 <__ultoa_invert+0x7c>
    30f0:	49 5d       	subi	r20, 0xD9	; 217
    30f2:	31 fd       	sbrc	r19, 1
    30f4:	40 52       	subi	r20, 0x20	; 32
    30f6:	41 93       	st	Z+, r20
    30f8:	02 d0       	rcall	.+4      	; 0x30fe <__ultoa_invert+0x84>
    30fa:	a9 f7       	brne	.-22     	; 0x30e6 <__ultoa_invert+0x6c>
    30fc:	ea cf       	rjmp	.-44     	; 0x30d2 <__ultoa_invert+0x58>
    30fe:	b4 e0       	ldi	r27, 0x04	; 4
    3100:	a6 95       	lsr	r26
    3102:	97 95       	ror	r25
    3104:	87 95       	ror	r24
    3106:	77 95       	ror	r23
    3108:	67 95       	ror	r22
    310a:	ba 95       	dec	r27
    310c:	c9 f7       	brne	.-14     	; 0x3100 <__ultoa_invert+0x86>
    310e:	00 97       	sbiw	r24, 0x00	; 0
    3110:	61 05       	cpc	r22, r1
    3112:	71 05       	cpc	r23, r1
    3114:	08 95       	ret
    3116:	9b 01       	movw	r18, r22
    3118:	ac 01       	movw	r20, r24
    311a:	0a 2e       	mov	r0, r26
    311c:	06 94       	lsr	r0
    311e:	57 95       	ror	r21
    3120:	47 95       	ror	r20
    3122:	37 95       	ror	r19
    3124:	27 95       	ror	r18
    3126:	ba 95       	dec	r27
    3128:	c9 f7       	brne	.-14     	; 0x311c <__ultoa_invert+0xa2>
    312a:	62 0f       	add	r22, r18
    312c:	73 1f       	adc	r23, r19
    312e:	84 1f       	adc	r24, r20
    3130:	95 1f       	adc	r25, r21
    3132:	a0 1d       	adc	r26, r0
    3134:	08 95       	ret

00003136 <_exit>:
    3136:	f8 94       	cli

00003138 <__stop_program>:
    3138:	ff cf       	rjmp	.-2      	; 0x3138 <__stop_program>
