`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/13/2019 01:43:41 AM
// Design Name: 
// Module Name: testCPU
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module testCPU(
    );
    
    reg [607:0] file;
    reg clk,clr;
    wire [127:0]R;
    wire [127:0]M;
    wire [7:0] report;
     
  CPU MICROPROCESSOR (
   .instructions(file),
   .clk(clk),
   .clr(clr),
   .Rreg(R),
   .Mreg(M),
   .report()
  );
  
 assign report=M[23:16];
 
  
  initial
  begin
   
   file[18:00]=19'b0000000000100000001;
   file[37:19]=19'b0000000000000000001;
   file[56:38]=19'b1000000001100000010;
   file[75:57]=19'b0100000000100000000;
   
   file[94:76]=19'b0110000001000000000;
  file[113:95]=19'b0100000000000000001;
 file[132:114]=19'b0100000000100000010;
 file[151:133]=19'b0110000000100000001;
 
 file[170:152]=19'b0110000000000000000;
 file[189:171]=19'b0100000000100000000;
 file[208:190]=19'b0110000111100000000;
 
 file[227:209]=19'b0100000001100000000;
 file[246:228]=19'b1010000000000000000; 
 /*
  file[18:00]=19'b000 00000001 00000001;
   file[37:19]=19'b000 00000000 00000001;
   file[56:38]=19'b100 00000011 00000010;
   file[75:57]=19'b010 00000001 00000000;
   
   file[94:76]=19'b011 00000010 00000000;
  file[113:95]=19'b010 00000000 00000001;
 file[132:114]=19'b010 00000001 00000010;
 file[151:133]=19'b011 00000001 00000001;
 
 file[170:152]=19'b011 00000000 00000000;
 file[189:171]=19'b010 00000011 00000000;
 file[208:190]=19'b101 00000000 00000000;
 
 file[227:209]=19'b001 00000000 00000000;*/
 
  clr=1;
  clk=0;
  #50
 clr=0;
 #10
  begin 
     clk = 0; 
     forever #50 clk = ~clk; 
  end 
  
  end 
endmodule
