

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Sun Feb 25 01:46:37 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     61|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      22|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_22s_11ns_22_4_1_U233  |mul_mul_22s_11ns_22_4_1  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln997_fu_68_p2  |         +|   0|  0|  30|          23|           6|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          24|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  25|          5|    1|          5|
    |ap_done     |   9|          2|    1|          2|
    |cols_blk_n  |   9|          2|    1|          2|
    |return_r    |   9|          2|   17|         34|
    |rows_blk_n  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  61|         13|   21|         45|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |return_r_preg  |  17|   0|   17|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  22|   0|   22|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|return_r         |  out|   17|      ap_vld|      return_r|       pointer|
|return_r_ap_vld  |  out|    1|      ap_vld|      return_r|       pointer|
|rows_dout        |   in|   22|     ap_fifo|          rows|       pointer|
|rows_empty_n     |   in|    1|     ap_fifo|          rows|       pointer|
|rows_read        |  out|    1|     ap_fifo|          rows|       pointer|
|cols_dout        |   in|   11|     ap_fifo|          cols|       pointer|
|cols_empty_n     |   in|    1|     ap_fifo|          cols|       pointer|
|cols_read        |  out|    1|     ap_fifo|          cols|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%rows_read = read i22 @_ssdm_op_Read.ap_fifo.i22P0A, i22 %rows"   --->   Operation 5 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %cols" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:996]   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln997 = zext i11 %cols_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 7 'zext' 'zext_ln997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 8 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 9 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 9 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 10 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 10 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 13 'mul' 'mul_ln997' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %mul_ln997, i1 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (2.28ns)   --->   "%add_ln997 = add i23 %shl_ln, i23 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 15 'add' 'add_ln997' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i23.i32.i32, i23 %add_ln997, i32 6, i32 22" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.volatile.i17P0A, i17 %return_r, i17 %trunc_ln" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 17 'write' 'write_ln997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln301 = ret"   --->   Operation 18 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read         (read          ) [ 00111]
cols_read         (read          ) [ 00000]
zext_ln997        (zext          ) [ 00111]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
mul_ln997         (mul           ) [ 00000]
shl_ln            (bitconcatenate) [ 00000]
add_ln997         (add           ) [ 00000]
trunc_ln          (partselect    ) [ 00000]
write_ln997       (write         ) [ 00000]
ret_ln301         (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="rows_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="22" slack="0"/>
<pin id="40" dir="0" index="1" bw="22" slack="0"/>
<pin id="41" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cols_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="11" slack="0"/>
<pin id="46" dir="0" index="1" bw="11" slack="0"/>
<pin id="47" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln997_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="0" index="2" bw="17" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln997/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="zext_ln997_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="11" slack="0"/>
<pin id="59" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln997/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="shl_ln_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="23" slack="0"/>
<pin id="63" dir="0" index="1" bw="22" slack="0"/>
<pin id="64" dir="0" index="2" bw="1" slack="0"/>
<pin id="65" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln997_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="23" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln997/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="17" slack="0"/>
<pin id="76" dir="0" index="1" bw="23" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="85" class="1007" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="22" slack="0"/>
<pin id="87" dir="0" index="1" bw="11" slack="0"/>
<pin id="88" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln997/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="rows_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="1"/>
<pin id="94" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="zext_ln997_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="22" slack="1"/>
<pin id="99" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln997 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="44" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="84"><net_src comp="74" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="89"><net_src comp="38" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="57" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="95"><net_src comp="38" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="57" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {4 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
		mul_ln997 : 1
	State 2
	State 3
	State 4
		shl_ln : 1
		add_ln997 : 2
		trunc_ln : 3
		write_ln997 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln997_fu_68     |    0    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_85        |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   rows_read_read_fu_38  |    0    |    0    |    0    |
|          |   cols_read_read_fu_44  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln997_write_fu_50 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln997_fu_57    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_61      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_74     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| rows_read_reg_92|   22   |
|zext_ln997_reg_97|   22   |
+-----------------+--------+
|      Total      |   44   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_85 |  p0  |   2  |  22  |   44   ||    9    |
| grp_fu_85 |  p1  |   2  |  11  |   22   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   66   ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   30   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   44   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   44   |   48   |
+-----------+--------+--------+--------+--------+
