
---------- Begin Simulation Statistics ----------
final_tick                               939846841000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739072                       # Number of bytes of host memory used
host_op_rate                                    86557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12859.29                       # Real time elapsed on the host
host_tick_rate                               73087015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109437186                       # Number of instructions simulated
sim_ops                                    1113063775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.939847                       # Number of seconds simulated
sim_ticks                                939846841000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.355087                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138916556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159025147                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15771347                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        216673575                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18887635                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18964850                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           77215                       # Number of indirect misses.
system.cpu0.branchPred.lookups              276950619                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850915                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906057                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9928990                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252654661                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32625722                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       80267417                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016635871                       # Number of instructions committed
system.cpu0.commit.committedOps            1017544459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1700545353                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598364                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.406687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1225061402     72.04%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    279239145     16.42%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70860560      4.17%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61050383      3.59%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18928782      1.11%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5140028      0.30%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2463316      0.14%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5176015      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32625722      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1700545353                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546810                       # Number of function calls committed.
system.cpu0.commit.int_insts                983062701                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316460174                       # Number of loads committed
system.cpu0.commit.membars                    1814501                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814510      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563657393     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317366219     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124864762     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017544459                       # Class of committed instruction
system.cpu0.commit.refs                     442231016                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016635871                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017544459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.831049                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.831049                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            173264701                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5845531                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137315792                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1124624971                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               729732851                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                800660960                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9940875                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15285615                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4230655                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  276950619                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                202188395                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    983372209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4755849                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1152954265                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          127                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               31566504                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148777                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         718674288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157804191                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.619365                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1717830042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.672852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               889090904     51.76%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               620585188     36.13%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125728763      7.32%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                61319620      3.57%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10812262      0.63%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7159576      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1228453      0.07%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816626      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   88650      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1717830042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      143679998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9998674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262278762                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.577498                       # Inst execution rate
system.cpu0.iew.exec_refs                   477106199                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 131860120                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              145265273                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            350657489                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1789583                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4847463                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135511553                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1097792203                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            345246079                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5724955                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1075018477                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1225118                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2932852                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9940875                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5166735                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        90034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19695234                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38992                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12139                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5062567                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34197315                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9740711                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12139                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1097026                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8901648                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                449563633                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1064740489                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850305                       # average fanout of values written-back
system.cpu0.iew.wb_producers                382266257                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571977                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1064797430                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1312473057                       # number of integer regfile reads
system.cpu0.int_regfile_writes              679191076                       # number of integer regfile writes
system.cpu0.ipc                              0.546135                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.546135                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816186      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            589242754     54.52%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035489      0.74%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811534      0.17%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           347750296     32.18%     87.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132087107     12.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1080743433                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1207598                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001117                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 247296     20.48%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                838553     69.44%     89.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               121746     10.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1080134775                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3880595452                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1064740422                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1178050931                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1092431984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1080743433                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5360219                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80247740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            71084                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2634698                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34148744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1717830042                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.629133                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          924811776     53.84%     53.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          560634226     32.64%     86.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          190289027     11.08%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33308498      1.94%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5341204      0.31%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2764835      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             438213      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             150714      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              91549      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1717830042                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.580574                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15876674                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2923540                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           350657489                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135511553                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1699                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1861510040                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    18183835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              156106978                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647575372                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5513324                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               742256494                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5625834                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17554                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1359956330                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1114509644                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          715095889                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                791686811                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6176634                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9940875                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17521859                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67520512                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1359956274                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        317025                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5109                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12154822                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5107                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2765710161                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2212920442                       # The number of ROB writes
system.cpu0.timesIdled                       22443237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1655                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.978380                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5898165                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6860056                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           789201                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9649699                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            229660                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         235247                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5587                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10919391                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13806                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905817                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           633302                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767665                       # Number of branches committed
system.cpu1.commit.bw_lim_events               877472                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4674783                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37205569                       # Number of instructions committed
system.cpu1.commit.committedOps              38111585                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    210349403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829711                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    194441056     92.44%     92.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7749024      3.68%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2658735      1.26%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2614220      1.24%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       874880      0.42%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       196857      0.09%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       861263      0.41%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75896      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       877472      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    210349403                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377915                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35821214                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10300041                       # Number of loads committed
system.cpu1.commit.membars                    1811698                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811698      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22367402     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11205858     29.40%     92.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2726486      7.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38111585                       # Class of committed instruction
system.cpu1.commit.refs                      13932356                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37205569                       # Number of Instructions Simulated
system.cpu1.committedOps                     38111585                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.710066                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.710066                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            183870421                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               162412                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5623489                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45198168                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7231811                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17500244                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                634382                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               329290                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2089839                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10919391                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6161136                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    203216393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               120949                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      45969562                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1580562                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051398                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7320022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6127825                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216382                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         211326697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182676202     86.44%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17404770      8.24%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6515098      3.08%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3225159      1.53%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1051667      0.50%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199674      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  235299      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1201      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17627      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           211326697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1119574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              673314                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9363105                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193888                       # Inst execution rate
system.cpu1.iew.exec_refs                    15006456                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3881612                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163887874                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11423112                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906673                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           683453                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4094121                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           42780195                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11124844                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           611022                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41190815                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                672216                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               869935                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                634382                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2687284                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          285456                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7914                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1382                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3822                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1123071                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       461806                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1382                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       238247                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        435067                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23015093                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40750070                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833433                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19181531                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191814                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40767727                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52169124                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26827446                       # number of integer regfile writes
system.cpu1.ipc                              0.175129                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175129                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811917      4.33%      4.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24782917     59.29%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12188550     29.16%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3018308      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41801837                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1028281                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024599                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 194600     18.92%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                746722     72.62%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                86956      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41018186                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296001024                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40750058                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         47449798                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40061693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41801837                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718502                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4668609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            42399                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           349                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2273783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    211326697                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197807                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          185734711     87.89%     87.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16193081      7.66%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5510148      2.61%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2039766      0.97%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1266313      0.60%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             238493      0.11%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             233091      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              75853      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35241      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      211326697                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196764                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6179240                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          751776                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11423112                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4094121                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       212446271                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1667239888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              173122007                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24990193                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5995567                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8254075                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                861008                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13828                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56572107                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44369550                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29066332                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 17949979                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4136289                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                634382                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11343330                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4076139                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56572095                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22924                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               835                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12497574                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           835                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   252257181                       # The number of ROB reads
system.cpu1.rob.rob_writes                   86554372                       # The number of ROB writes
system.cpu1.timesIdled                          34701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.571057                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3885010                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4762731                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           433639                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7131398                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            164341                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         167824                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3483                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7782698                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4189                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905817                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           316919                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448380                       # Number of branches committed
system.cpu2.commit.bw_lim_events               740710                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718147                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3067987                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28907239                       # Number of instructions committed
system.cpu2.commit.committedOps              29813249                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    197572435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150898                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.780172                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    185626415     93.95%     93.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5793076      2.93%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1823066      0.92%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1966781      1.00%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       541093      0.27%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166258      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       852896      0.43%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        62140      0.03%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       740710      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    197572435                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280365                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27817011                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347016                       # Number of loads committed
system.cpu2.commit.membars                    1811698                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811698      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16923213     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9252833     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825364      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29813249                       # Class of committed instruction
system.cpu2.commit.refs                      11078209                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28907239                       # Number of Instructions Simulated
system.cpu2.committedOps                     29813249                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.873146                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.873146                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            181260752                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               121539                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3721626                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34174699                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4170204                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10376433                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                317566                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               288660                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2042752                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7782698                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3964728                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    193193462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                39788                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      34415242                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 868572                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039171                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4539919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4049351                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.173216                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         198167707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.178244                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.614070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               177343971     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                11952968      6.03%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5133948      2.59%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2456415      1.24%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  883140      0.45%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  189828      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  204452      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     157      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2828      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           198167707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         515963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              351806                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6900570                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.160961                       # Inst execution rate
system.cpu2.iew.exec_refs                    11785166                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2812890                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162175911                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9071560                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906669                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           321656                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2870104                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32876020                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8972276                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           316537                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             31980263                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1049927                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               988050                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                317566                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3015533                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          204746                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6378                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          605                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         3801                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       724544                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       138911                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           605                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       117885                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        233921                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18604651                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31726167                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861016                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16018907                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.159682                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31737293                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39857336                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21274313                       # number of integer regfile writes
system.cpu2.ipc                              0.145494                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145494                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811924      5.61%      5.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18607055     57.61%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9957382     30.83%     94.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1920295      5.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32296800                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1008829                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031236                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 191845     19.02%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                731976     72.56%     91.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                85005      8.43%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31493690                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         263819664                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31726155                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         35939236                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30157513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32296800                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718507                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3062770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            49555                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           360                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1234635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    198167707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.162977                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.609460                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          178990785     90.32%     90.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           11966319      6.04%     96.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4014373      2.03%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1446133      0.73%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1225034      0.62%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             204128      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             231228      0.12%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              62464      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27243      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      198167707                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.162554                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5667581                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          550039                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9071560                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2870104                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       198683670                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1681002546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171395215                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19866379                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5620420                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4943415                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                692938                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10560                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42177604                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33734742                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22611267                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11175832                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3827728                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                317566                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10315666                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2744888                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42177592                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20013                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11741650                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   229711817                       # The number of ROB reads
system.cpu2.rob.rob_writes                   66360539                       # The number of ROB writes
system.cpu2.timesIdled                          15917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.913762                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                5666420                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             6445430                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1952150                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11251158                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            197205                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         535658                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          338453                       # Number of indirect misses.
system.cpu3.branchPred.lookups               12290962                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1152                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905779                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1128267                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864325                       # Number of branches committed
system.cpu3.commit.bw_lim_events               611033                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718056                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       17869789                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26688507                       # Number of instructions committed
system.cpu3.commit.committedOps              27594482                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    163411498                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.168865                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.798638                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    151586437     92.76%     92.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6025561      3.69%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2028348      1.24%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1736060      1.06%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       518401      0.32%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       156301      0.10%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       684827      0.42%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        64530      0.04%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       611033      0.37%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    163411498                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240686                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660142                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863837                       # Number of loads committed
system.cpu3.commit.membars                    1811654                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811654      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431485     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769616     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581586      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27594482                       # Class of committed instruction
system.cpu3.commit.refs                      10351214                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26688507                       # Number of Instructions Simulated
system.cpu3.committedOps                     27594482                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.243400                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.243400                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            134833815                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               826548                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4778005                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              52599066                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8438572                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 19895402                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1128640                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               941559                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2105977                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   12290962                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  6478934                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    156622520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                89765                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62381238                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3905046                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.073763                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           7827350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5863625                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.374376                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         166402406                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.390732                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.927394                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               130609379     78.49%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19172827     11.52%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9857835      5.92%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3920490      2.36%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  914983      0.55%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  853485      0.51%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1072930      0.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     429      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           166402406                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         224612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1161637                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7740199                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.198489                       # Inst execution rate
system.cpu3.iew.exec_refs                    11113039                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2536035                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              119095628                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12825427                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1693105                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          2044526                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             4064956                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45454554                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8577004                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           881921                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             33073603                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                920534                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               964083                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1128640                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2640357                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          154761                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3844                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1267                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4961590                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1577579                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           223                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       299399                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        862238                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18871638                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32822710                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.854083                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16117938                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.196983                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32829135                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                41375214                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21792814                       # number of integer regfile writes
system.cpu3.ipc                              0.160169                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.160169                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811863      5.34%      5.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             20967762     61.75%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.09% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9541270     28.10%     95.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1634486      4.81%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33955524                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     967600                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028496                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 161115     16.65%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                726144     75.05%     91.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                80338      8.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              33111246                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         235369219                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32822698                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         63314798                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  40394665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33955524                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5059889                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       17860071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            88192                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2341833                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11929760                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    166402406                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.204057                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.660370                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          145264829     87.30%     87.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           14166451      8.51%     95.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3794494      2.28%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1409296      0.85%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1260687      0.76%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             219990      0.13%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             203281      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              57211      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26167      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      166402406                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.203782                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9722029                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1233417                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12825427                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            4064956                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       166627018                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1713059787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              126428520                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457330                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3928131                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10320372                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                782274                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5186                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             60935087                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49934965                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           34134021                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 19406442                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3858076                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1128640                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9092330                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15676691                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        60935075                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26102                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9453374                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   208263514                       # The number of ROB reads
system.cpu3.rob.rob_writes                   93922195                       # The number of ROB writes
system.cpu3.timesIdled                           4538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1355475                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24672                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1564075                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11395737                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4682064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9290557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       637890                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        98760                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63861700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4979049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128085299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5077809                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2219892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2818320                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1790062                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              872                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            551                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2460192                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2460154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2219892                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           657                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13970592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13970592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    479895424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               479895424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1322                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4682164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4682164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4682164                       # Request fanout histogram
system.membus.respLayer1.occupancy        24832555783                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21877741069                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6087711579.710145                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   36276355772.656433                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 339503947500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    99742643000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 840104198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3943650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3943650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3943650                       # number of overall hits
system.cpu2.icache.overall_hits::total        3943650                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21078                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21078                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21078                       # number of overall misses
system.cpu2.icache.overall_misses::total        21078                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    586492999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    586492999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    586492999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    586492999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3964728                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3964728                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3964728                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3964728                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005316                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005316                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005316                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005316                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27824.888462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27824.888462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27824.888462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27824.888462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          357                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19033                       # number of writebacks
system.cpu2.icache.writebacks::total            19033                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2013                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2013                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19065                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19065                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19065                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19065                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    520563000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    520563000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    520563000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    520563000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004809                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004809                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004809                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004809                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27304.642014                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27304.642014                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27304.642014                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27304.642014                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19033                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3943650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3943650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21078                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21078                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    586492999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    586492999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3964728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3964728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005316                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005316                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27824.888462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27824.888462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2013                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2013                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19065                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19065                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    520563000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    520563000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004809                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004809                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27304.642014                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27304.642014                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.138923                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3587598                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19033                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.493564                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400892000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.138923                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973091                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973091                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7948521                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7948521                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8331664                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8331664                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8331664                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8331664                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2198641                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2198641                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2198641                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2198641                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 194659183283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 194659183283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 194659183283                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 194659183283                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10530305                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10530305                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10530305                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10530305                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.208792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.208792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208792                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 88536.138134                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88536.138134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 88536.138134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88536.138134                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       934565                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       194686                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13611                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2399                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.662479                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.152980                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982349                       # number of writebacks
system.cpu2.dcache.writebacks::total           982349                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1611940                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1611940                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1611940                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1611940                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586701                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586701                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54550228488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54550228488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54550228488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54550228488                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055715                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055715                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055715                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055715                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 92977.902693                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92977.902693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 92977.902693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92977.902693                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982349                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7408778                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7408778                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1296557                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1296557                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 108358818000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 108358818000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8705335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8705335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.148938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.148938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83574.280190                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83574.280190                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1010507                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1010507                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       286050                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       286050                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  22770789500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  22770789500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032859                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032859                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 79604.228282                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79604.228282                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       922886                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        922886                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       902084                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       902084                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  86300365283                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  86300365283                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1824970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1824970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.494301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.494301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95667.770721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95667.770721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       601433                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       601433                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300651                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300651                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31779438988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31779438988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164743                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164743                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 105702.089759                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 105702.089759                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2694000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2694000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.384181                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.384181                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 13205.882353                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13205.882353                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          113                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.212806                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.212806                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16862.831858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16862.831858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       997500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       997500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.442049                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.442049                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6082.317073                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6082.317073                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       863500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       863500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.420485                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420485                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5535.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5535.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       223000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       223000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495783                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495783                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410034                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410034                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40825969500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40825969500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905817                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905817                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452668                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452668                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 99567.278567                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 99567.278567                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410034                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410034                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  40415935500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  40415935500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452668                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452668                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 98567.278567                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 98567.278567                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.682549                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9823724                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           996600                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.857239                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400903500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.682549                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23870675                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23870675                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7444567239.130435                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39648362257.747765                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     96.52%     96.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 339504011500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    83721608500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 856125232500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      6472351                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         6472351                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      6472351                       # number of overall hits
system.cpu3.icache.overall_hits::total        6472351                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6583                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6583                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6583                       # number of overall misses
system.cpu3.icache.overall_misses::total         6583                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    270803500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    270803500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    270803500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    270803500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      6478934                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6478934                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      6478934                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6478934                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41136.791736                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41136.791736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41136.791736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41136.791736                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          269                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5771                       # number of writebacks
system.cpu3.icache.writebacks::total             5771                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          780                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          780                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5803                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5803                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5803                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5803                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    220287500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    220287500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    220287500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    220287500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000896                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000896                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000896                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000896                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 37960.968465                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37960.968465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 37960.968465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37960.968465                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5771                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      6472351                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        6472351                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6583                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6583                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    270803500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    270803500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      6478934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6478934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41136.791736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41136.791736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          780                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          780                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5803                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5803                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    220287500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    220287500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 37960.968465                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37960.968465                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.138719                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6310977                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5771                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1093.567319                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408172000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.138719                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12963671                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12963671                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7912920                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7912920                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7912920                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7912920                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2041130                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2041130                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2041130                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2041130                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181212010400                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181212010400                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181212010400                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181212010400                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9954050                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9954050                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9954050                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9954050                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205055                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205055                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205055                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205055                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 88780.239573                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88780.239573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 88780.239573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88780.239573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       842904                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       141492                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12259                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1699                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.757974                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.279576                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811443                       # number of writebacks
system.cpu3.dcache.writebacks::total           811443                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1518360                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1518360                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1518360                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1518360                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       522770                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       522770                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       522770                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       522770                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47298448563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47298448563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47298448563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47298448563                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052518                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052518                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052518                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052518                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90476.593077                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90476.593077                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90476.593077                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90476.593077                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811443                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7145204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7145204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1227662                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1227662                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 102569543500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 102569543500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8372866                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8372866                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.146624                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.146624                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83548.683188                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83548.683188                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       951116                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       951116                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  21875447000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21875447000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79102.380797                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79102.380797                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       767716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        767716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       813468                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       813468                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  78642466900                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  78642466900                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.514468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.514468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 96675.550728                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96675.550728                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       567244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       567244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       246224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       246224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  25423001563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  25423001563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155721                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155721                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 103251.517167                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 103251.517167                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          189                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5206500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5206500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354597                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354597                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27547.619048                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27547.619048                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           85                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.195122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.195122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29865.384615                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29865.384615                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1293500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1293500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7564.327485                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7564.327485                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1140500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1140500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.430446                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.430446                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6954.268293                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6954.268293                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        91500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        91500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607330                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607330                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298449                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298449                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  29055180500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  29055180500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329494                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329494                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97353.921441                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97353.921441                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298449                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298449                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28756731500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28756731500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329494                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329494                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96353.921441                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96353.921441                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.882610                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9341295                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           821036                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.377449                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408183500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.882610                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.871332                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.871332                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22542548                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22542548                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    649423178.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1238550859.479547                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3737906500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   930754916500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9091924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173146167                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173146167                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173146167                       # number of overall hits
system.cpu0.icache.overall_hits::total      173146167                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29042228                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29042228                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29042228                       # number of overall misses
system.cpu0.icache.overall_misses::total     29042228                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 385492810496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 385492810496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 385492810496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 385492810496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    202188395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    202188395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    202188395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    202188395                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143639                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143639                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143639                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143639                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13273.527448                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13273.527448                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13273.527448                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13273.527448                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3629                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.203704                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26388955                       # number of writebacks
system.cpu0.icache.writebacks::total         26388955                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2653239                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2653239                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2653239                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2653239                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26388989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26388989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26388989                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26388989                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 336147143999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 336147143999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 336147143999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 336147143999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130517                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130517                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12738.159238                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12738.159238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12738.159238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12738.159238                       # average overall mshr miss latency
system.cpu0.icache.replacements              26388955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173146167                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173146167                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29042228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29042228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 385492810496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 385492810496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    202188395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    202188395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13273.527448                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13273.527448                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2653239                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2653239                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26388989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26388989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 336147143999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 336147143999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12738.159238                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12738.159238                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          199534876                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26388955                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.561303                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        430765777                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       430765777                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    399935511                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       399935511                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    399935511                       # number of overall hits
system.cpu0.dcache.overall_hits::total      399935511                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45062531                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45062531                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45062531                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45062531                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 948517506191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 948517506191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 948517506191                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 948517506191                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    444998042                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    444998042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    444998042                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    444998042                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101265                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101265                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101265                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101265                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21048.917696                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21048.917696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21048.917696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21048.917696                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4500807                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       211798                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           108922                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2551                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.321377                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.025480                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34726327                       # number of writebacks
system.cpu0.dcache.writebacks::total         34726327                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10670587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10670587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10670587                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10670587                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34391944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34391944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34391944                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34391944                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 538395152021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 538395152021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 538395152021                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 538395152021                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077286                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077286                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077286                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077286                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15654.687971                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15654.687971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15654.687971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15654.687971                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34726327                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    285306620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      285306620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34829936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34829936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 636273528000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 636273528000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320136556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320136556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108797                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108797                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18268.007383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18268.007383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5892634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5892634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28937302                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28937302                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 403020115500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 403020115500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090390                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090390                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13927.356306                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13927.356306                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114628891                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114628891                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10232595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10232595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 312243978191                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 312243978191                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124861486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124861486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081952                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081952                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30514.642492                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30514.642492                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4777953                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4777953                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5454642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5454642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 135375036521                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 135375036521                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043686                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043686                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24818.317411                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24818.317411                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    102177500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    102177500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.420071                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.420071                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72006.694856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72006.694856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1275000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1275000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        53125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3117                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3117                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1042000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1042000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055168                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055168                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5725.274725                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5725.274725                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       862000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       862000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4762.430939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4762.430939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557270                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348787                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348787                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34630778500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34630778500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906057                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906057                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384950                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384950                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99289.189391                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99289.189391                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348787                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348787                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34281991500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34281991500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384950                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384950                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98289.189391                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98289.189391                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945742                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          435238343                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34740505                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.528268                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945742                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998304                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998304                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        926562089                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       926562089                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26315197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33376563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               34705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              172049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              157631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              173892                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60250026                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26315197                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33376563                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              34705                       # number of overall hits
system.l2.overall_hits::.cpu1.data             172049                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15915                       # number of overall hits
system.l2.overall_hits::.cpu2.data             157631                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4074                       # number of overall hits
system.l2.overall_hits::.cpu3.data             173892                       # number of overall hits
system.l2.overall_hits::total                60250026                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1348671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6369                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            864371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            825045                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            637291                       # number of demand (read+write) misses
system.l2.demand_misses::total                3760417                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73791                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1348671                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6369                       # number of overall misses
system.l2.overall_misses::.cpu1.data           864371                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3150                       # number of overall misses
system.l2.overall_misses::.cpu2.data           825045                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1729                       # number of overall misses
system.l2.overall_misses::.cpu3.data           637291                       # number of overall misses
system.l2.overall_misses::total               3760417                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6295676996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133195871302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    631290493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  95317299714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    306715496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  91055547718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    163718997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  72228060692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     399194181408                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6295676996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133195871302                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    631290493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  95317299714                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    306715496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  91055547718                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    163718997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  72228060692                       # number of overall miss cycles
system.l2.overall_miss_latency::total    399194181408                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26388988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34725234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           41074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1036420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          982676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          811183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64010443                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26388988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34725234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          41074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1036420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         982676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         811183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64010443                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.038838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.155062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.833997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.165224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.839590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.297949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.785632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.038838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.155062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.833997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.165224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.839590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.297949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.785632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85317.680964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98760.832925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99119.248391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110273.597465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97369.998730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110364.340997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94689.992481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113336.075187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106156.892017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85317.680964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98760.832925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99119.248391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110273.597465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97369.998730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110364.340997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94689.992481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113336.075187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106156.892017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             684080                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14592                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.880482                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    463075                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2818320                       # number of writebacks
system.l2.writebacks::total                   2818320                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            988                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          12073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               69791                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           988                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         12073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              69791                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1317352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       852065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       812972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       625767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3690626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1317352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       852065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       812972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       625767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       998570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4689196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5525506496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117618204011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    502364496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85658474418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    227899497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  81833128903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    128079998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  64876053910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 356369711729                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5525506496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117618204011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    502364496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85658474418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    227899497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  81833128903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    128079998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  64876053910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  95176850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451546561729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.037936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.131007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.822123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.125361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.827304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.246941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.771425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057657                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.037936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.131007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.822123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.125361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.827304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.246941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.771425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75417.062430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89283.808740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93358.947408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100530.445938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95355.438075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100659.221847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89378.923936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103674.456962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96560.776337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75417.062430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89283.808740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93358.947408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100530.445938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95355.438075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100659.221847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89378.923936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103674.456962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95313.147801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96295.092321                       # average overall mshr miss latency
system.l2.replacements                        9666164                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8809108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54951787                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54951787                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54951787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54951787                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       998570                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         998570                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  95176850000                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  95176850000                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95313.147801                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95313.147801                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       422500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.860465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.256410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.296296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.328571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.417476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9770.270270                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2652.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4912.790698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       745000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       207000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       320000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       464500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1736500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.860465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.256410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.296296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.328571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.417476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20135.135135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20195.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.860465                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.309524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.504762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       385000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       208000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       266000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1080500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.309524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.504762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20263.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20386.792453                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5028440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            67639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            66415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            80781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5243275                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         765456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         630637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         454309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2500844                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78746915185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  72129249141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  69966850643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  52056351612                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  272899366581                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5793896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       718081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       697052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       535090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7744119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.132114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.904720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.849033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102875.821974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110892.668587                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110946.314033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114583.579925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109122.906739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        19854                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7331                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7158                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            41698                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       745602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       643087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       623306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       447151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2459146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69628688288                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  64920567243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  62996743746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  46837373239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 244383372516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.128688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.895563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.894203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.835656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93385.865768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100951.453292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101068.726670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104746.211546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99377.333642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26315197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         34705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26369891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            85039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6295676996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    631290493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    306715496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    163718997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7397401982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26388988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        41074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26454930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.155062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.165224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.297949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85317.680964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99119.248391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97369.998730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94689.992481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86988.346312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          988                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          760                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5525506496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    502364496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    227899497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    128079998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6383850487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.131007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.125361                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.246941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75417.062430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93358.947408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95355.438075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89378.923936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77408.154323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28348123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        91216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        93111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28636860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       583215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       213929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       194408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       182982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1174534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54448956117                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  23188050573                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  21088697075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20171709080                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118897412845                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28931338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       318339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29811394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.680643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.662755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93360.006373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108391.338122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108476.487979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110238.761627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101229.434691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11465                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       571750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       208978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       189666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       178616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1149010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47989515723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20737907175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  18836385157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  18038680671                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 105602488726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.656464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.664041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.646941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83934.439393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99234.882021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99313.451842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 100991.404303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91907.371325                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          205                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           79                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           90                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           93                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               467                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          327                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             808                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4514981                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1614983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1946981                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1781481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9858426                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          532                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          256                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          250                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1275                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.614662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.691406                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.620253                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.628000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.633725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13807.281346                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9124.197740                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13244.768707                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11347.012739                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12201.022277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          151                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          260                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          657                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5261476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3136474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2447976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2679969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13525895                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.488722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.589844                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.497890                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.512000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.515294                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20236.446154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20771.350993                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20745.559322                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20937.257812                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20587.359209                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999885                       # Cycle average of tags in use
system.l2.tags.total_refs                   128691464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9666782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.312751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.492711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.095755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.670625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.000385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.912434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.658250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.141602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031850238                       # Number of tag accesses
system.l2.tags.data_accesses               1031850238                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4688960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      84339776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        344384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54544768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      52043712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         91712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      40062144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     63254528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299522944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4688960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       344384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       152960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        91712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5278016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180372480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180372480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1317809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         852262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         813183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         625971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       988352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4680046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2818320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2818320                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4989068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         89737787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           366426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58035805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           162750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55374674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            97582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42626247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     67303017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318693356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4989068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       366426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       162750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        97582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5615826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191916887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191916887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191916887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4989068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        89737787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          366426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58035805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          162750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55374674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           97582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42626247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     67303017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510610243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2744754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1231440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    846187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    804460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    617035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    986690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004251266250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9630122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2585686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4680046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2818320                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4680046                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2818320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 111765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73566                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            212012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            249516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            453755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            392727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            287684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            317950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            303343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            342301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            299545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           267924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           238551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           265001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            137665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            184252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           180466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           163354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           158699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           150085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           182329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144918                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 181151422682                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22841405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            266806691432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39654.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58404.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2423763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1567746                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4680046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2818320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1301702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1173950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  836672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  470682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  208537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   91503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  51898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  69950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  31549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  27487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  23651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 160479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 185745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 188144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 189839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 184827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 176822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3321497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.909591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.305085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.372749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2255609     67.91%     67.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       593109     17.86%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       206242      6.21%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99264      2.99%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43612      1.31%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22723      0.68%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15015      0.45%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11451      0.34%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74472      2.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3321497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.993335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.824113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169232    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           153794     90.87%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1349      0.80%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9467      5.59%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2948      1.74%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1059      0.63%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              359      0.21%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              137      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              292369984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7152960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175663232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299522944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180372480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       311.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  939846824500                       # Total gap between requests
system.mem_ctrls.avgGap                     125340.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4688960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78812160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       344384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54155968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     51485440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        91712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     39490240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     63148160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175663232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4989068.213509055786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83856386.553519308567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 366425.661050873285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57622120.581240534782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 162749.921931162826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54780670.375206373632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 97581.856957052849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 42017739.781922616065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 67189841.200945198536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186906232.310249358416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1317809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       852262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       813183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       625971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       988352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2818320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2490700312                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63420540323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    274748052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50012286469                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    126665769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  47848058622                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     67811755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  38752152883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  63813727247                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22432689476718                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33995.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48125.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51058.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58681.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52998.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58840.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47321.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61907.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64565.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7959596.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11972773260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6363660930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15185487660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7370728740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74190121200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     144706225470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     239043312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       498832310220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.759150                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 619925350962                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31383300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 288538190038                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11742808140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6241420185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17432038680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6956803620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74190121200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     267356719890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     135758686080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       519678597795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.939665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 350255715266                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31383300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 558207825734                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6264889849.624060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36924617225.892097                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 339503572000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   106616491000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 833230350000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6115326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6115326                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6115326                       # number of overall hits
system.cpu1.icache.overall_hits::total        6115326                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        45810                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45810                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        45810                       # number of overall misses
system.cpu1.icache.overall_misses::total        45810                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1241963500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1241963500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1241963500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1241963500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6161136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6161136                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6161136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6161136                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007435                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007435                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27111.187514                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27111.187514                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27111.187514                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27111.187514                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41042                       # number of writebacks
system.cpu1.icache.writebacks::total            41042                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4736                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4736                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        41074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        41074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        41074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        41074                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1090666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1090666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1090666500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1090666500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006667                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006667                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26553.695769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26553.695769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26553.695769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26553.695769                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41042                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6115326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6115326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        45810                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45810                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1241963500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1241963500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6161136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6161136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27111.187514                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27111.187514                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        41074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        41074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1090666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1090666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26553.695769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26553.695769                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.139123                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5932841                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41042                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           144.555358                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393437000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.139123                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973098                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973098                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12363346                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12363346                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11035467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11035467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11035467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11035467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2440564                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2440564                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2440564                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2440564                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 215891606678                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 215891606678                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 215891606678                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 215891606678                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13476031                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13476031                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13476031                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13476031                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181104                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181104                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181104                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181104                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88459.719425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88459.719425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88459.719425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88459.719425                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1336813                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       191547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21280                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2214                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.820160                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.516260                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1036579                       # number of writebacks
system.cpu1.dcache.writebacks::total          1036579                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1800392                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1800392                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1800392                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1800392                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       640172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       640172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       640172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       640172                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  58974658831                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58974658831                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  58974658831                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58974658831                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047504                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047504                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047504                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047504                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92123.146328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92123.146328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92123.146328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92123.146328                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1036579                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9317391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9317391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1432561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1432561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 118862191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 118862191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10749952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10749952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82971.818652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82971.818652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1113785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1113785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       318776                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       318776                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  25076444000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  25076444000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78664.780285                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78664.780285                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1718076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1718076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1008003                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1008003                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97029415178                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97029415178                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726079                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726079                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.369763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.369763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96259.053969                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96259.053969                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       686607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       686607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321396                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321396                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33898214831                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33898214831                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117897                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117897                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105471.800617                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105471.800617                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3433500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3433500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.393715                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.393715                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16119.718310                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16119.718310                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           94                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          119                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.219963                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.219963                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16100.840336                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16100.840336                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.424658                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.424658                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7632.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7632.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1047000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1047000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         6980                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6980                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       129000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       129000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494898                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494898                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410919                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410919                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40924356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40924356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905817                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905817                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99592.270009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99592.270009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410919                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410919                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40513437000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40513437000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98592.270009                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98592.270009                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.846787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12581626                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1050964                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.971510                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393448500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.846787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932712                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932712                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29816500                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29816500                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 939846841000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56268598                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11627428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55202375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6847844                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1670407                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             992                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7794225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7794225                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26454930                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29813670                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1275                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79166930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104193081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       123190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3124681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2962353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2444479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192089254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3377788288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4444899712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5255424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132671488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2438272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125761536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       740736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103847744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8193403200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11390285                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183728000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         75405749                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.314096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               69844610     92.63%     92.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5255162      6.97%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84150      0.11%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 171703      0.23%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50124      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           75405749                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128058014183                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1496458282                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29016475                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1232878297                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8872580                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52113427535                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39599522293                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1578225792                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          62180699                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3045126190500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51212                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741120                       # Number of bytes of host memory used
host_op_rate                                    51268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72315.16                       # Real time elapsed on the host
host_tick_rate                               29112558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703378594                       # Number of instructions simulated
sim_ops                                    3707429474                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.105279                       # Number of seconds simulated
sim_ticks                                2105279349500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.318509                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107903022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           110876156                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6455304                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125381656                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            172295                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         186015                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13720                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125908897                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9531                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104309                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6435875                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86921440                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19230347                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         323325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      115448120                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           653787020                       # Number of instructions committed
system.cpu0.commit.committedOps             653891170                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4172173071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.156727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.942628                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   4003492149     95.96%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     67125379      1.61%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12658185      0.30%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4559996      0.11%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4285806      0.10%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3924965      0.09%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     41115100      0.99%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15781144      0.38%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19230347      0.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4172173071                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 214373623                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              399130                       # Number of function calls committed.
system.cpu0.commit.int_insts                543562167                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178597160                       # Number of loads committed
system.cpu0.commit.membars                     204828                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       205839      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       339256684     51.88%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13981      0.00%     51.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85390555     13.06%     64.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18537963      2.84%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6173216      0.94%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6173603      0.94%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99466180     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        572867      0.09%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79235289     12.12%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12673154      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        653891170                       # Class of committed instruction
system.cpu0.commit.refs                     191947490                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  653787020                       # Number of Instructions Simulated
system.cpu0.committedOps                    653891170                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.434778                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.434778                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3941633648                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                19508                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92806919                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             827427234                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47774279                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139674165                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6895298                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                34199                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54852392                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125908897                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24293243                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4155252921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               207987                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     954702514                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13829454                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.029929                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28662060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         108075317                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.226933                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4190829782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.227841                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.738723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3596878193     85.83%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               450241742     10.74%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21191620      0.51%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89672394      2.14%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4927965      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  404796      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21143673      0.50%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6353557      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15842      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4190829782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                230056745                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               206388396                       # number of floating regfile writes
system.cpu0.idleCycles                       16144320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6806339                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95334429                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.293115                       # Inst execution rate
system.cpu0.iew.exec_refs                   740648784                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13594093                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1872535003                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209504523                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            135995                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5373829                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15711256                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          767705700                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            727054691                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5839244                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1233127906                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11523252                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1210916485                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6895298                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1235617220                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52790296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          202422                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       529513                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30907363                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2360926                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        529513                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2053918                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4752421                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                593672429                       # num instructions consuming a value
system.cpu0.iew.wb_count                    691295490                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827222                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491098981                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.164321                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     692405888                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1290883526                       # number of integer regfile reads
system.cpu0.int_regfile_writes              377289571                       # number of integer regfile writes
system.cpu0.ipc                              0.155406                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.155406                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           210675      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            369847335     29.85%     29.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14754      0.00%     29.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86407126      6.97%     36.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1001      0.00%     36.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20637641      1.67%     38.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6437925      0.52%     39.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6375845      0.51%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445838226     35.98%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             583650      0.05%     76.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      283497325     22.88%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12924801      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1238967149                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              487375895                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          910253202                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    219204760                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295961409                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  171595752                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138499                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5851688      3.41%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3601      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                67328      0.04%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29843      0.02%      3.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29962857     17.46%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               28137      0.02%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             100822860     58.76%     79.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15822      0.01%     79.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34813615     20.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             922976331                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5933551864                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    472090730                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        586087472                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 767333293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1238967149                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372407                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113814533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3445233                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         49082                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    107415847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4190829782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.295638                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.032382                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3751228134     89.51%     89.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          150616886      3.59%     93.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           72575438      1.73%     94.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43747420      1.04%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           95800819      2.29%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52642790      1.26%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11259383      0.27%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5687693      0.14%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7271219      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4190829782                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.294503                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8185158                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5410643                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209504523                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15711256                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230982857                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122465180                       # number of misc regfile writes
system.cpu0.numCycles                      4206974102                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3584691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             3257032119                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            553776593                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             164807649                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71734564                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             605543941                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4768813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1130745310                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             794378847                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          674586648                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157313123                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2267627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6895298                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            697266423                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120810060                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287868729                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       842876581                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        588255                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             16588                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                355085254                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         16296                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4922226673                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1557355510                       # The number of ROB writes
system.cpu0.timesIdled                         162881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4834                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.555285                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              107258305                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           114646976                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6466134                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124588471                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139215                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         145037                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5822                       # Number of indirect misses.
system.cpu1.branchPred.lookups              125021495                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2275                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102766                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6453843                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85847855                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19188586                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         321031                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      115829742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           646827782                       # Number of instructions committed
system.cpu1.commit.committedOps             646933734                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4171681326                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.155077                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.937338                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   4004481041     95.99%     95.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     66731053      1.60%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12519207      0.30%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4479628      0.11%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4250066      0.10%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3947722      0.09%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     41110340      0.99%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14973683      0.36%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19188586      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4171681326                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 212929473                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330746                       # Number of function calls committed.
system.cpu1.commit.int_insts                537308032                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176723500                       # Number of loads committed
system.cpu1.commit.membars                     206631                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206631      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335153144     51.81%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            612      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84641997     13.08%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18574894      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6192528      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6192528      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98379268     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263934      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78446998     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12691728      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        646933734                       # Class of committed instruction
system.cpu1.commit.refs                     189781928                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  646827782                       # Number of Instructions Simulated
system.cpu1.committedOps                    646933734                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.481958                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.481958                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3947418342                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12535                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            92018932                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             821234308                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44844657                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                136532956                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6908025                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                28745                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54684750                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  125021495                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24096534                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4157716759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               193504                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     949280610                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13840632                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.029819                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25751646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107397520                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.226412                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4190388730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.737215                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3600127860     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               447368859     10.68%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21019554      0.50%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                89090238      2.13%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4936679      0.12%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  383904      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21152246      0.50%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6306453      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2937      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4190388730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228671471                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204925083                       # number of floating regfile writes
system.cpu1.idleCycles                        2321604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6832831                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94270117                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.292748                       # Inst execution rate
system.cpu1.iew.exec_refs                   739717575                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13300142                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1883994579                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207755053                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            132467                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5416929                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15408658                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          761110568                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            726417433                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5847870                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1227406365                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11571283                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1207481663                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6908025                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1232257974                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52852108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          192848                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       523345                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31031553                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2350230                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        523345                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2027088                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4805743                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                589579208                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684305698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825516                       # average fanout of values written-back
system.cpu1.iew.wb_producers                486707076                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163213                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685431128                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1283788608                       # number of integer regfile reads
system.cpu1.int_regfile_writes              373097140                       # number of integer regfile writes
system.cpu1.ipc                              0.154274                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.154274                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210763      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365745652     29.66%     29.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 628      0.00%     29.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85658595      6.95%     36.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20673306      1.68%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6457494      0.52%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6394400      0.52%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           445381778     36.11%     75.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             269119      0.02%     75.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      283328525     22.97%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12944503      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1233254235                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              486582775                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          908629899                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217759324                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         294732071                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  171844713                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139342                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5822459      3.39%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3860      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                90668      0.05%      3.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               30381      0.02%      3.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29852863     17.37%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               28273      0.02%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             101085080     58.82%     79.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   22      0.00%     79.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         34931106     20.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             918305410                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5923574701                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466546374                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        581077920                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 760740970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1233254235                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             369598                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      114176834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3462687                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48567                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107949623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4190388730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.294305                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.030721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3753796103     89.58%     89.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          148958329      3.55%     93.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71801885      1.71%     94.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           43303660      1.03%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           95866248      2.29%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52654723      1.26%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11217792      0.27%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5584123      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7205867      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4190388730                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.294142                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8172576                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5398350                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207755053                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15408658                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229575655                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121790747                       # number of misc regfile writes
system.cpu1.numCycles                      4192710334                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17719486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             3264833823                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548145512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             165364463                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68656456                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             603968737                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4823704                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1121838226                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             787981530                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          669487871                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                154140933                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1565248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6908025                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            695270640                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               121342359                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        286658913                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       835179313                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        578853                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             15080                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                354979055                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         15008                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4915218692                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1544254043                       # The number of ROB writes
system.cpu1.timesIdled                          31642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.165832                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              107162123                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           111434717                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6445985                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124491073                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138750                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         142475                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3725                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124919531                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2305                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103386                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6433753                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85835393                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19234263                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         322430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      115413357                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           646768445                       # Number of instructions committed
system.cpu2.commit.committedOps             646875492                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   4167533258                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.155218                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.937797                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   4000358122     95.99%     95.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     66724892      1.60%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12501733      0.30%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4503440      0.11%     98.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4233906      0.10%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3939375      0.09%     98.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     41132478      0.99%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14905049      0.36%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19234263      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   4167533258                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 212940112                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              329284                       # Number of function calls committed.
system.cpu2.commit.int_insts                537234386                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176706347                       # Number of loads committed
system.cpu2.commit.membars                     208428                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       208428      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335089533     51.80%     51.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            506      0.00%     51.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84639588     13.08%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18585200      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6197680      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6197680      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98375449     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        260792      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78434284     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12696880      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        646875492                       # Class of committed instruction
system.cpu2.commit.refs                     189767405                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  646768445                       # Number of Instructions Simulated
system.cpu2.committedOps                    646875492                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.476382                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.476382                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3943418428                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                12318                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            91933579                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820578018                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44750899                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                136449546                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6887869                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                31749                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54666743                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124919531                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 24052138                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   4153698938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               191948                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     948496576                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13800202                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.029823                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25574446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107300873                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.226441                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        4186173485                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.226615                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.737358                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3596412511     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               447002457     10.68%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                21016864      0.50%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                88991180      2.13%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4903510      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  381203      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21142220      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6321224      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2316      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          4186173485                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228684796                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204913954                       # number of floating regfile writes
system.cpu2.idleCycles                        2546221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6801818                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94232633                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.293077                       # Inst execution rate
system.cpu2.iew.exec_refs                   740069467                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13302468                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1880940594                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207621466                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            132457                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5341559                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15403476                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          760639779                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            726766999                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5832335                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1227617596                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11581176                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1206783599                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6887869                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1231578000                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     52907264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193192                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       524713                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     30915119                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2342418                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        524713                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2030566                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4771252                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                589364401                       # num instructions consuming a value
system.cpu2.iew.wb_count                    684137140                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.825689                       # average fanout of values written-back
system.cpu2.iew.wb_producers                486631803                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163328                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685246885                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1283926509                       # number of integer regfile reads
system.cpu2.int_regfile_writes              372956737                       # number of integer regfile writes
system.cpu2.ipc                              0.154407                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.154407                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211969      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365593958     29.64%     29.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 509      0.00%     29.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85651632      6.94%     36.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20674902      1.68%     38.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6460814      0.52%     38.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6399714      0.52%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           445643003     36.13%     75.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             266287      0.02%     75.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      283409400     22.98%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12948271      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1233449931                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              486617877                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          908754846                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217752283                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         294456402                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  171839669                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.139316                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5805645      3.38%      3.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3851      0.00%      3.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                77129      0.04%      3.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               30643      0.02%      3.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29827546     17.36%     20.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               28590      0.02%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             101149594     58.86%     79.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   86      0.00%     79.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         34916585     20.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             918459754                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5919619949                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466384857                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        580471545                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 760267648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1233449931                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             372131                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      113764287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3461779                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         49701                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    107526602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   4186173485                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.294649                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.031363                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3749649126     89.57%     89.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          148794462      3.55%     93.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71860835      1.72%     94.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           43281478      1.03%     95.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           95884923      2.29%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           52669223      1.26%     99.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11231553      0.27%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5600840      0.13%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7201045      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     4186173485                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.294469                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8189685                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5414124                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207621466                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15403476                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229576920                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121808948                       # number of misc regfile writes
system.cpu2.numCycles                      4188719706                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    21710022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             3260827128                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548094710                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             165599948                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68585564                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             604011774                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4845418                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1120930885                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             787343204                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          668932948                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                154002741                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1652879                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6887869                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            695372917                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               120838238                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        286417401                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       834513484                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        497266                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             14012                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                354726522                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13986                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4910561389                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1543237858                       # The number of ROB writes
system.cpu2.timesIdled                          32049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.838528                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              107114715                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           112944304                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6438851                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124409070                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138530                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141951                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3421                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124837105                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2245                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103407                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6426853                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85807806                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19207290                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         322489                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      115205645                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           646558161                       # Number of instructions committed
system.cpu3.commit.committedOps             646665303                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   4168013575                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155150                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.937538                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   4000872002     95.99%     95.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     66713680      1.60%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12510638      0.30%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4477538      0.11%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4262733      0.10%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3937679      0.09%     98.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     41124019      0.99%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14907996      0.36%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19207290      0.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   4168013575                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 212856090                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              329039                       # Number of function calls committed.
system.cpu3.commit.int_insts                537074795                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176650723                       # Number of loads committed
system.cpu3.commit.membars                     208461                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       208461      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       334997551     51.80%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            524      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84606429     13.08%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18573408      2.87%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6191776      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6191776      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98341205     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        260800      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78412925     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12690976      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        646665303                       # Class of committed instruction
system.cpu3.commit.refs                     189705906                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  646558161                       # Number of Instructions Simulated
system.cpu3.committedOps                    646665303                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.479003                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.479003                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3944005070                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12081                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            91896104                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             820085244                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44686467                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                136443475                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6879293                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                32611                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54606473                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124837105                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24010568                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   4154170996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               191869                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     947880162                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13782582                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.029801                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25558491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107253245                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.226276                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        4186620778                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226443                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.736978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3597159288     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               446787851     10.67%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                21006453      0.50%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88968609      2.13%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4899504      0.12%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  380396      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21107728      0.50%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6308788      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          4186620778                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228572750                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204822396                       # number of floating regfile writes
system.cpu3.idleCycles                        2431654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6794609                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94182258                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.292956                       # Inst execution rate
system.cpu3.iew.exec_refs                   739878715                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13295055                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1881543423                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207510919                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            131970                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5329800                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15390737                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          760224455                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            726583660                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5826797                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1227206657                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11596920                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1206832812                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6879293                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1231658531                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     52884403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193091                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       522466                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     30860196                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2335554                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        522466                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2027615                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4766994                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                589022463                       # num instructions consuming a value
system.cpu3.iew.wb_count                    683834107                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.825717                       # average fanout of values written-back
system.cpu3.iew.wb_producers                486365576                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163243                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     684942036                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1283504476                       # number of integer regfile reads
system.cpu3.int_regfile_writes              372800238                       # number of integer regfile writes
system.cpu3.ipc                              0.154345                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154345                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           212028      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365433542     29.64%     29.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 529      0.00%     29.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85616034      6.94%     36.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20658194      1.68%     38.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6453834      0.52%     38.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6393033      0.52%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           445506245     36.13%     75.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             266057      0.02%     75.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      283363469     22.98%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12941017      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1233033454                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              486386632                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          908402957                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217654077                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         294221814                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  171714184                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.139262                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5801077      3.38%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3708      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                72153      0.04%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               30391      0.02%      3.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29717985     17.31%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               28227      0.02%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             101140779     58.90%     79.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   77      0.00%     79.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         34919787     20.34%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             918148978                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5919453883                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466180030                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        580083488                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 759853597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1233033454                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             370858                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      113559152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3454970                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         48369                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    107368637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   4186620778                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.294518                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031179                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3750215186     89.58%     89.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          148817922      3.55%     93.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71813195      1.72%     94.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           43249160      1.03%     95.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           95837226      2.29%     98.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           52653318      1.26%     99.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11213327      0.27%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5625346      0.13%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7196098      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     4186620778                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.294347                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8180422                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5406813                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207510919                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15390737                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229468988                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121752189                       # number of misc regfile writes
system.cpu3.numCycles                      4189052432                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    21376721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             3261753567                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            547917755                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             165744176                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68505023                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             603566256                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4799875                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1120297094                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             786901795                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          668561911                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                153959859                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1666642                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6879293                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            695050720                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               120644156                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        286213500                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       834083594                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        472316                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             13718                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                354593283                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         13690                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4910651740                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1542369081                       # The number of ROB writes
system.cpu3.timesIdled                          31536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued        113161127                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16043250                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           164013529                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           21815290                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             762570431                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    330509833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     645974072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26800111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     15628291                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    271132187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    226968419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    540929791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      242596710                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          328174081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5452877                       # Transaction distribution
system.membus.trans_dist::CleanEvict        310013130                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           136067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9602                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2188278                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2185391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     328174082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    976333523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              976333523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  21491990336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             21491990336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         330508044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               330508044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           330508044                       # Request fanout histogram
system.membus.respLayer1.occupancy       1685002316967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             80.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        799169765123                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              38.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3848                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1925                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5672965.454545                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7796067.394152                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1925    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68219500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1925                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   2094358891000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  10920458500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24016292                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24016292                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24016292                       # number of overall hits
system.cpu2.icache.overall_hits::total       24016292                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35846                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35846                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35846                       # number of overall misses
system.cpu2.icache.overall_misses::total        35846                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2114026500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2114026500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2114026500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2114026500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24052138                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24052138                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24052138                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24052138                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001490                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001490                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001490                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001490                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58975.241310                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58975.241310                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58975.241310                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58975.241310                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          896                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    42.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34411                       # number of writebacks
system.cpu2.icache.writebacks::total            34411                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1435                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1435                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1435                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1435                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34411                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34411                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2009167000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2009167000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2009167000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2009167000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001431                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001431                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001431                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001431                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58387.347069                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58387.347069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58387.347069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58387.347069                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34411                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24016292                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24016292                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35846                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35846                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2114026500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2114026500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24052138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24052138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001490                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001490                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58975.241310                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58975.241310                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1435                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1435                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34411                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34411                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2009167000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2009167000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58387.347069                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58387.347069                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24425820                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34443                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           709.166449                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         48138687                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        48138687                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     87931780                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        87931780                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     87931780                       # number of overall hits
system.cpu2.dcache.overall_hits::total       87931780                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    114072505                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     114072505                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    114072505                       # number of overall misses
system.cpu2.dcache.overall_misses::total    114072505                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 11619365596680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 11619365596680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 11619365596680                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 11619365596680                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    202004285                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    202004285                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    202004285                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    202004285                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.564703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.564703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.564703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.564703                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 101859.476100                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101859.476100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 101859.476100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101859.476100                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   3265919032                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       589214                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53507430                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7780                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.036739                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.734447                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63178536                       # number of writebacks
system.cpu2.dcache.writebacks::total         63178536                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     50878927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     50878927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     50878927                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     50878927                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63193578                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63193578                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63193578                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63193578                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 7543495059665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 7543495059665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 7543495059665                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 7543495059665                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.312833                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.312833                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.312833                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.312833                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119371.228824                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119371.228824                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119371.228824                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119371.228824                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63178519                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     80045087                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       80045087                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    109008601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    109008601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 11196936399500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 11196936399500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    189053688                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    189053688                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.576601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.576601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102716.082004                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102716.082004                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     46551612                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     46551612                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62456989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62456989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 7483179303000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 7483179303000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330366                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330366                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 119813.321500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 119813.321500                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7886693                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7886693                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5063904                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5063904                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 422429197180                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 422429197180                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12950597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12950597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.391017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.391017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83419.669326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83419.669326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4327315                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4327315                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       736589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       736589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  60315756665                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  60315756665                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056877                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056877                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 81885.225906                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81885.225906                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2355                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2355                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     78338500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     78338500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.255950                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.255950                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33264.755839                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33264.755839                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          470                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1885                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1885                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     48605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     48605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.204869                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.204869                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25785.145889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25785.145889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3330                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3330                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2934                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2934                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23267000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23267000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468391                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468391                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7930.129516                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7930.129516                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2818                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2818                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20799000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20799000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7380.766501                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7380.766501                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4429500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4429500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4079500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4079500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2380                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2380                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       101006                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       101006                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3501349499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3501349499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103386                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103386                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976979                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976979                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 34664.767430                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 34664.767430                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            7                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100999                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100999                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3400343499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3400343499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976912                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976912                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 33667.100654                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 33667.100654                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.955859                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          151270910                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63262726                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.391154                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.955859                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998621                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998621                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467508971                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467508971                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4048                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2025                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5310689.135802                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7666162.381409                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2025    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68212500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2025                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   2094525204000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10754145500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23974576                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23974576                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23974576                       # number of overall hits
system.cpu3.icache.overall_hits::total       23974576                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35992                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35992                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35992                       # number of overall misses
system.cpu3.icache.overall_misses::total        35992                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2077394000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2077394000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2077394000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2077394000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24010568                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24010568                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24010568                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24010568                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001499                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001499                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001499                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001499                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57718.215159                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57718.215159                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57718.215159                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57718.215159                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          525                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    23.863636                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34588                       # number of writebacks
system.cpu3.icache.writebacks::total            34588                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1404                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1404                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34588                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34588                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1969333000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1969333000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1969333000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1969333000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56936.885625                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56936.885625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56936.885625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56936.885625                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34588                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23974576                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23974576                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35992                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35992                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2077394000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2077394000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24010568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24010568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001499                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001499                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57718.215159                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57718.215159                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1404                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1969333000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1969333000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56936.885625                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56936.885625                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24176341                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34620                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           698.334518                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         48055724                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        48055724                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     87935076                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        87935076                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     87935076                       # number of overall hits
system.cpu3.dcache.overall_hits::total       87935076                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    113974000                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     113974000                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    113974000                       # number of overall misses
system.cpu3.dcache.overall_misses::total    113974000                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 11614403263876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 11614403263876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 11614403263876                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 11614403263876                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    201909076                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    201909076                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    201909076                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    201909076                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.564482                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.564482                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.564482                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.564482                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 101903.971642                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101903.971642                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 101903.971642                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101903.971642                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   3263264970                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       594278                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53485379                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7826                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.012281                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.936366                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63169051                       # number of writebacks
system.cpu3.dcache.writebacks::total         63169051                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     50789270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     50789270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     50789270                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     50789270                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63184730                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63184730                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63184730                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63184730                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 7542584187812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 7542584187812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 7542584187812                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 7542584187812                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312937                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119373.528823                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119373.528823                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119373.528823                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119373.528823                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63169026                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     79973740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       79973740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    108990614                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    108990614                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 11199364774000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 11199364774000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    188964354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    188964354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.576779                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.576779                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102755.314086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102755.314086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     46543813                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     46543813                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62446801                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62446801                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 7481318291000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 7481318291000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330469                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330469                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 119803.067110                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 119803.067110                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7961336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7961336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4983386                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4983386                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 415038489876                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 415038489876                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12944722                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12944722                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.384974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.384974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83284.435497                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83284.435497                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4245457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4245457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       737929                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       737929                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  61265896812                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  61265896812                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83024.107756                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83024.107756                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6892                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6892                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2306                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2306                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     68294500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     68294500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.250707                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250707                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29616.001735                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29616.001735                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          383                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          383                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1923                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1923                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     49534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     49534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.209067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.209067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25758.970359                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25758.970359                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3122                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3122                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3093                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3093                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24687500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24687500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6215                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6215                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.497667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.497667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7981.732945                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7981.732945                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2959                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2959                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22145500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22145500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.476106                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.476106                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7484.116255                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7484.116255                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5051000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5051000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4634000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4634000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       101050                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       101050                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3476771000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3476771000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103407                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103407                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.977207                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.977207                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 34406.442355                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 34406.442355                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           18                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           18                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       101032                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       101032                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3375717500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3375717500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.977033                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.977033                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 33412.359450                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 33412.359450                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.954132                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          151264757                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63252894                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.391428                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.954132                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998567                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998567                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467308660                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467308660                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2050                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1025                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1749129.756098                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1767449.738982                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1025    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      8098500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1025                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2103486491500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1792858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24131982                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24131982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24131982                       # number of overall hits
system.cpu0.icache.overall_hits::total       24131982                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161260                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161260                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161260                       # number of overall misses
system.cpu0.icache.overall_misses::total       161260                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11830279499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11830279499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11830279499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11830279499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24293242                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24293242                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24293242                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24293242                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006638                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006638                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006638                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006638                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73361.524860                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73361.524860                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73361.524860                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73361.524860                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4330                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151585                       # number of writebacks
system.cpu0.icache.writebacks::total           151585                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9673                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9673                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151587                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151587                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11084892999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11084892999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11084892999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11084892999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006240                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73125.617626                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73125.617626                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73125.617626                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73125.617626                       # average overall mshr miss latency
system.cpu0.icache.replacements                151585                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24131982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24131982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161260                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161260                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11830279499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11830279499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24293242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24293242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006638                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006638                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73361.524860                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73361.524860                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151587                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151587                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11084892999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11084892999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73125.617626                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73125.617626                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24283847                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151619                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           160.163614                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48738071                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48738071                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89024253                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89024253                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89024253                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89024253                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115195910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115195910                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115195910                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115195910                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11756660388848                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11756660388848                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11756660388848                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11756660388848                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204220163                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204220163                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204220163                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204220163                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.564077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.564077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.564077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.564077                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 102057.967065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102057.967065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 102057.967065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102057.967065                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3258383432                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       589849                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53390012                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7727                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.029831                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.336094                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63180233                       # number of writebacks
system.cpu0.dcache.writebacks::total         63180233                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     51987892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     51987892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     51987892                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     51987892                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63208018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63208018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63208018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63208018                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 7540033181502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 7540033181502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 7540033181502                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 7540033181502                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309509                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 119289.188620                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 119289.188620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 119289.188620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 119289.188620                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63180214                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     81045731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       81045731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    109936754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    109936754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11290761408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11290761408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190982485                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190982485                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.575638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.575638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 102702.335636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102702.335636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47498593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47498593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62438161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62438161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 7473096529000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7473096529000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.326931                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.326931                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 119687.966611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 119687.966611                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7978522                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7978522                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5259156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5259156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 465898980848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 465898980848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13237678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13237678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.397287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.397287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88588.165258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88588.165258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4489299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4489299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       769857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       769857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66936652502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66936652502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86946.864810                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86946.864810                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8486                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8486                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61343000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61343000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.133728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46826.717557                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46826.717557                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          272                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          272                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5919.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5919.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5768                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5768                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2488                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2488                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     14079500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14079500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8256                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8256                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.301357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.301357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5658.963023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5658.963023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2433                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2433                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11738500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11738500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.294695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.294695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4824.702014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4824.702014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       824000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       824000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       732000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       732000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3662991000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3662991000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104309                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104309                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.951481                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.951481                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36907.454054                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36907.454054                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99243                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99243                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3563743000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3563743000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.951433                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.951433                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35909.263122                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35909.263122                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974559                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          152379639                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63273349                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.408275                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974559                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999205                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999205                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        471958365                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       471958365                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4303074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4264061                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               14954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             4257360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15105                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             4265533                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17158644                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22535                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4303074                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16022                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4264061                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              14954                       # number of overall hits
system.l2.overall_hits::.cpu2.data            4257360                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15105                       # number of overall hits
system.l2.overall_hits::.cpu3.data            4265533                       # number of overall hits
system.l2.overall_hits::total                17158644                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129049                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58887476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58879993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             19457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          58920402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          58900724                       # number of demand (read+write) misses
system.l2.demand_misses::total              235776131                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129049                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58887476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19547                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58879993                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            19457                       # number of overall misses
system.l2.overall_misses::.cpu2.data         58920402                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19483                       # number of overall misses
system.l2.overall_misses::.cpu3.data         58900724                       # number of overall misses
system.l2.overall_misses::total             235776131                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10581948311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 7303895627489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1689589884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 7309869937279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1774280415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 7308046242298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1733314430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 7306907702510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     29244498642616                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10581948311                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 7303895627489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1689589884                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 7309869937279                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1774280415                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 7308046242298                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1733314430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 7306907702510                       # number of overall miss cycles
system.l2.overall_miss_latency::total    29244498642616                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63190550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63144054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63177762                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63166257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252934775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63190550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63144054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63177762                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63166257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252934775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.851337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.931903                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.549552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.932471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.565430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.563288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.932471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.851337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.931903                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.549552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.932471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.565430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.563288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.932471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81999.459980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124031.392133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86437.299023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124148.621031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91189.824485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124032.525140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88965.479136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124054.633055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124035.026440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81999.459980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124031.392133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86437.299023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124148.621031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91189.824485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124032.525140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88965.479136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124054.633055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124035.026440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          581747297                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  58765096                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.899538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  95455572                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5452877                       # number of writebacks
system.l2.writebacks::total                   5452877                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            835                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1067636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1029901                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data        1033426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4744                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data        1033018                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4178216                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           835                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1067636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1029901                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data       1033426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4744                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data       1033018                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4178216                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57819840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57850092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     57886976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     57867706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         231597915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57819840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57850092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     57886976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     57867706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    105970830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        337568745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9249437328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 6652286521768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1235365890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 6660439806820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1297230426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 6657874474426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1254174936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 6657092203268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 26640729214862                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9249437328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 6652286521768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1235365890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 6660439806820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1297230426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 6657874474426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1254174936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 6657092203268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10177845957087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 36818575171949                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.845828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.915008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.435576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.916161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.431693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.916256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.426130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.916117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.845828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.915008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.435576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.916161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.431693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.916256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.426130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.916117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.334608                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72140.619028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115051.970427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79737.035435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115132.743554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87326.181488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 115015.067887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85092.267861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115039.849744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115030.090901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72140.619028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115051.970427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79737.035435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115132.743554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87326.181488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 115015.067887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85092.267861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115039.849744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96043.844868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109069.858265                       # average overall mshr miss latency
system.l2.replacements                      550723571                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6733838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6733838                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6733838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6733838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    224300912                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224300912                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    224300912                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224300912                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    105970830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      105970830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10177845957087                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10177845957087                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96043.844868                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96043.844868                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4180                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4555                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            4813                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            4783                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18331                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5099                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4941                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          5081                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          5183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20304                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     74817455                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     80001958                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     80417455                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     79559954                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    314796822                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         9279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         9496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         9894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         9966                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            38635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.549520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.520324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.513544                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.520068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.525534                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14672.966268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16191.450718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15827.092108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15350.174416                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15504.177600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          304                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          319                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          345                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          331                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1299                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4795                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4622                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4736                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4852                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19005                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    114866440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    112395931                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    115199443                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    117318936                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    459780750                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.516758                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.486731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.478674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.486855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.491911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23955.461940                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24317.596495                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 24324.206715                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 24179.500412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24192.620363                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           302                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           313                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                842                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          454                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          348                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          385                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        32000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       246000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       213999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       183999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       675998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          660                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.876471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.687879                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.535385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.551576                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.613407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   214.765101                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   541.850220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   614.939655                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   477.919481                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   505.986527                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          454                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          348                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          385                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1336                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3028499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9180496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7091499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7796999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     27097493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.876471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.687879                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.535385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.551576                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.613407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20325.496644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20221.356828                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20377.870690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20251.945455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20282.554641                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           222335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           219839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           214691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           217792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                874657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         573367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         541887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         546720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         543548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2205522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  64873491018                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  59626671555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  58250774364                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  59133301656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241884238593                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       795702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       761726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       761411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       761340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3080179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.720580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.711394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.718035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.713936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.716037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113144.793855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110035.250071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106545.899846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108791.314946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109672.104197                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4454                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            19921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       567891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       536436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       542266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       539008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2185601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  58771293044                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  53868956082                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  52462589887                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53374977172                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 218477816185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.713698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.704237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.712186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.707973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103490.446307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100420.098729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96746.965303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99024.461923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99962.351859                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         14954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              68616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        19457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           187536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10581948311                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1689589884                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1774280415                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1733314430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15779133040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         256152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.851337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.549552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.565430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.563288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81999.459980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86437.299023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91189.824485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88965.479136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84139.221483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          835                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4054                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4602                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       173301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9249437328                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1235365890                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1297230426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1254174936                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13036208580                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.845828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.435576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.431693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.426130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.676555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72140.619028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79737.035435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87326.181488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85092.267861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75222.927623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4080739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      4044222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      4042669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      4047741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16215371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58314109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58338106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     58373682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     58357176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       233383073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 7239022136471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 7250243265724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 7249795467934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 7247774400854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 28986835270983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62394848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62382328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62416351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62404917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249598444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.934598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.935170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.935231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.935137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124138.433402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124279.716344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124196.302504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124196.798023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124202.817704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1062160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1024450                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data      1028972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data      1028478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4144060                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     57251949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     57313656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     57344710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     57328698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    229239013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 6593515228724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 6606570850738                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 6605411884539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 6603717226096                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 26409215190097                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.917575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.918748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.918745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.918657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.918431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115166.650986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115270.448822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115187.815660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115190.427421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115203.842681                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              17                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        19999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       156999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       176998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.850000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3333.166667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 39249.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10411.647059                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       112998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        67499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       122000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       322997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22599.600000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22499.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21533.133333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   578579975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 550723640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.050581                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.494948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.116375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.422396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.395331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.007540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.394695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.392264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.759085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.100350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.099927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.099917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.099879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.183736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4422847408                       # Number of tag accesses
system.l2.tags.data_accesses               4422847408                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8205696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3700632960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        991552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3702541376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        950720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3704899648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        943296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3703669568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6320171392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        21143006208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8205696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       991552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       950720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       943296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11091264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    348984128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       348984128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57822390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57852209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       57889057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       57869837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     98752678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           330359472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5452877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5452877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3897676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1757787137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           470984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1758693627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           451589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1759813798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           448062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1759229515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3002058322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10042850709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3897676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       470984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       451589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       448062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5268310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165766186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165766186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165766186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3897676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1757787137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          470984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1758693627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          451589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1759813798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          448062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1759229515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3002058322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10208616895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3507820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  57321589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  57348012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  57369267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  57364530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  96529214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002017754750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       219145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       219145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           342393931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3319586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   330359473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5452877                       # Number of write requests accepted
system.mem_ctrls.readBursts                 330359473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5452877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                4253559                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1945057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          17079515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15334786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          13689249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          11425346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10750747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9508871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9525255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8373416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10507366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          27791669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         38960144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         40676550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         29791553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         32850828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         28470474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         21370145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            258527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            258735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            214147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           263481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           210064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           173460                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 17802551779922                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1630529570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            23917037667422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54591.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73341.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                256403268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3121603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             330359473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5452877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  335873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  625896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1164988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1944145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3000504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4421444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6204089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8082732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                10156679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                16928126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               67439817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              110907261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               53060002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               15711266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               11357542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                7691357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                4379191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1830598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 589155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 275249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 189650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 202437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 225377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 228507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 229544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  94674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  57061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  37385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  26159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     70088859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.979068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.923078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.954902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     27877431     39.77%     39.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16008965     22.84%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7058792     10.07%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3857406      5.50%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2564472      3.66%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1863322      2.66%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1439514      2.05%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1164575      1.66%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      8254382     11.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     70088859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       219145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1488.082489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    274.185208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3374.608531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       180886     82.54%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        14596      6.66%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6967      3.18%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4998      2.28%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3785      1.73%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2703      1.23%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1804      0.82%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1140      0.52%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          784      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          453      0.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          276      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          168      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          153      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          177      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          114      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           77      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           28      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        219145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       219145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.134255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218486     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              119      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        219145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            20870778496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               272227776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224499584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             21143006272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            348984128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9913.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10042.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        78.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    77.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2105279342500                       # Total gap between requests
system.mem_ctrls.avgGap                       6269.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8205760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3668581696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       991552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3670272768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       950720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3671633088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       943296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3671329920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6177869696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224499584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3897706.022694258019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1742562903.526926994324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 470983.577659416944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1743366156.549098014832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 451588.526826995309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1744012303.579573154449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 448062.153948373219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1743868299.887107372284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2934465536.588877201080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106636482.257482007146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57822390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57852209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     57889057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     57869837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     98752678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5452877                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3941138629                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 4217983884850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    586150749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 4224958392960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    673515466                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 4220984317121                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    635170719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 4220846835885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 7026428261043                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 55126030666067                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30738.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72947.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37833.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73030.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45339.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72915.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43094.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72936.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71151.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10109531.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         328540052820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         174623194515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1645189725060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9403934400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166189436400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     955950799620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3416070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3283313213535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1559.561782                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1416662985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  70300100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2033562586515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         171894321900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          91364025390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        683206493760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8906812920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166189436400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     953721926340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5293016640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2080576033350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        988.266015                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6206694609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  70300100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2028772554891                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3314                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1658                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5382998.190591                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8457840.862223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1658    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         4000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68202000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1658                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2096354338500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8925011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24058722                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24058722                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24058722                       # number of overall hits
system.cpu1.icache.overall_hits::total       24058722                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37812                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37812                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37812                       # number of overall misses
system.cpu1.icache.overall_misses::total        37812                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2091819499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2091819499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2091819499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2091819499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24096534                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24096534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24096534                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24096534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001569                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001569                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001569                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001569                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55321.577780                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55321.577780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55321.577780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55321.577780                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          443                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.611111                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35569                       # number of writebacks
system.cpu1.icache.writebacks::total            35569                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2243                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2243                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2243                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2243                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35569                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35569                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1940042999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1940042999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1940042999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1940042999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001476                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001476                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001476                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001476                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54543.085243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54543.085243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54543.085243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54543.085243                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35569                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24058722                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24058722                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37812                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37812                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2091819499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2091819499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24096534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24096534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001569                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001569                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55321.577780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55321.577780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2243                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2243                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1940042999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1940042999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001476                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001476                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54543.085243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54543.085243                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24317850                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35601                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           683.066487                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48228637                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48228637                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     88143507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        88143507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     88143507                       # number of overall hits
system.cpu1.dcache.overall_hits::total       88143507                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    113934913                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     113934913                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    113934913                       # number of overall misses
system.cpu1.dcache.overall_misses::total    113934913                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11643768848278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11643768848278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11643768848278                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11643768848278                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202078420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202078420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202078420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202078420                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.563815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.563815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.563815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.563815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102196.671255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102196.671255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102196.671255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102196.671255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3262338016                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       585029                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53447893                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7753                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.037729                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.458403                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63145314                       # number of writebacks
system.cpu1.dcache.writebacks::total         63145314                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     50773279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     50773279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     50773279                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     50773279                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63161634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63161634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63161634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63161634                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 7545484102447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 7545484102447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 7545484102447                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 7545484102447                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312560                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312560                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312560                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312560                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119463.092143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119463.092143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119463.092143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119463.092143                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63145293                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80110552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80110552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    109019708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    109019708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11233843898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11233843898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189130260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189130260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.576427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.576427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103044.156915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103044.156915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     46595416                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     46595416                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62424292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62424292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 7483732512000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 7483732512000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 119884.940177                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 119884.940177                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8032955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8032955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4915205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4915205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 409924950278                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 409924950278                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12948160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12948160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.379606                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.379606                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83399.359798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83399.359798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4177863                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4177863                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       737342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       737342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61751590447                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61751590447                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83748.912237                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83748.912237                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36815500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36815500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.198391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.198391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19645.410886                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19645.410886                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1419                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1419                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.150222                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.150222                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16984.848485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16984.848485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3410                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3410                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     27773000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     27773000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.487143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.487143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8144.574780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8144.574780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     24680000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     24680000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.471857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.471857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7471.995156                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7471.995156                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2560500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2560500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100420                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100420                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3485635499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3485635499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102766                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102766                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34710.570594                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34710.570594                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           27                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           27                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100393                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100393                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3385210499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3385210499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.976909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.976909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33719.587013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33719.587013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.959555                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          151449877                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63229543                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.395239                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.959555                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467624779                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467624779                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2105279349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250020711                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           36                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12186715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246195189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       545270694                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        156484773                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             356                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          154005                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10444                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         164449                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1069                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3252800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3252800                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        256156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249764592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       454756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189694091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189570428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189670277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       103764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189640820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759344076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19402752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8087731456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4552832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8082520512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4404608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8086804928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4427264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8085461696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32375306048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       707672178                       # Total snoops (count)
system.tol2bus.snoopTraffic                 370756800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        974046869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.299113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521465                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              707619459     72.65%     72.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1              246194095     25.28%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2               16265525      1.67%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3246638      0.33%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 721151      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          974046869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       540312677696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95261256962                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          54000473                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95247869027                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          54327451                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95271778592                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228005606                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95211134023                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55452446                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           534390                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
