[{"DBLP title": "Achieving Out-of-Order Performance with Almost In-Order Complexity.", "DBLP authors": ["Francis Tseng", "Yale N. Patt"], "year": 2008, "MAG papers": [{"PaperId": 2163516662, "PaperTitle": "achieving out of order performance with almost in order complexity", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 51, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Fetch-Criticality Reduction through Control Independence.", "DBLP authors": ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "year": 2008, "MAG papers": [{"PaperId": 2137880110, "PaperTitle": "fetch criticality reduction through control independence", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "A Two-Level Load/Store Queue Based on Execution Locality.", "DBLP authors": ["Miquel Peric\u00e0s", "Adri\u00e1n Cristal", "Francisco J. Cazorla", "Rub\u00e9n Gonz\u00e1lez", "Alexander V. Veidenbaum", "Daniel A. Jim\u00e9nez", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 2097798104, "PaperTitle": "a two level load store queue based on execution locality", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["polytechnic university of catalonia", "association for computing machinery", "university of california irvine", null, "barcelona supercomputing center", "polytechnic university of catalonia", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach.", "DBLP authors": ["Engin Ipek", "Onur Mutlu", "Jos\u00e9 F. Mart\u00ednez", "Rich Caruana"], "year": 2008, "MAG papers": [{"PaperId": 2100787464, "PaperTitle": "self optimizing memory controllers a reinforcement learning approach", "Year": 2008, "CitationCount": 257, "EstimatedCitation": 362, "Affiliations": [null, null, "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies.", "DBLP authors": ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2008, "MAG papers": [{"PaperId": 2100799944, "PaperTitle": "a comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies", "Year": 2008, "CitationCount": 172, "EstimatedCitation": 249, "Affiliations": ["hewlett packard", "hewlett packard", "university of notre dame", "hewlett packard", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2008, "MAG papers": [{"PaperId": 2162838417, "PaperTitle": "parallelism aware batch scheduling enhancing both performance and fairness of shared dram systems", "Year": 2008, "CitationCount": 380, "EstimatedCitation": 544, "Affiliations": ["microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "Technology-Driven, Highly-Scalable Dragonfly Topology.", "DBLP authors": ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "year": 2008, "MAG papers": [{"PaperId": 2155187164, "PaperTitle": "technology driven highly scalable dragonfly topology", "Year": 2008, "CitationCount": 294, "EstimatedCitation": 538, "Affiliations": [null, "northwestern university", "stanford university", "google"]}], "source": "ES"}, {"DBLP title": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "DBLP authors": ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "year": 2008, "MAG papers": [{"PaperId": 2143207886, "PaperTitle": "globally synchronized frames for guaranteed quality of service in on chip networks", "Year": 2008, "CitationCount": 123, "EstimatedCitation": 167, "Affiliations": ["massachusetts institute of technology", null, "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Polymorphic On-Chip Networks.", "DBLP authors": ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "year": 2008, "MAG papers": [{"PaperId": 2124542970, "PaperTitle": "polymorphic on chip networks", "Year": 2008, "CitationCount": 59, "EstimatedCitation": 73, "Affiliations": ["university of washington", "microsoft", null, "university of washington"]}], "source": "ES"}, {"DBLP title": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory.", "DBLP authors": ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "year": 2008, "MAG papers": [{"PaperId": 2130811714, "PaperTitle": "using hardware memory protection to build a high performance strongly atomic hybrid transactional memory", "Year": 2008, "CitationCount": 68, "EstimatedCitation": 124, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.", "DBLP authors": ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2008, "MAG papers": [{"PaperId": 2165495454, "PaperTitle": "tokentm efficient execution of large transactions with hardware transactional memory", "Year": 2008, "CitationCount": 89, "EstimatedCitation": 146, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Flexible Decoupled Transactional Memory Support.", "DBLP authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "year": 2008, "MAG papers": [{"PaperId": 2169656512, "PaperTitle": "flexible decoupled transactional memory support", "Year": 2008, "CitationCount": 109, "EstimatedCitation": 181, "Affiliations": ["university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Corona: System Implications of Emerging Nanophotonic Technology.", "DBLP authors": ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "year": 2008, "MAG papers": [{"PaperId": 2127795402, "PaperTitle": "corona system implications of emerging nanophotonic technology", "Year": 2008, "CitationCount": 518, "EstimatedCitation": 734, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", null, "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Microcoded Architectures for Ion-Tap Quantum Computers.", "DBLP authors": ["Lucas Kreger-Stickles", "Mark Oskin"], "year": 2008, "MAG papers": [{"PaperId": 2126883658, "PaperTitle": "microcoded architectures for ion tap quantum computers", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Running a Quantum Circuit at the Speed of Data.", "DBLP authors": ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "year": 2008, "MAG papers": [{"PaperId": 2153780767, "PaperTitle": "running a quantum circuit at the speed of data", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.", "DBLP authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "MAG papers": [{"PaperId": 2127036509, "PaperTitle": "revival a variation tolerant architecture using voltage interpolation and variable latency", "Year": 2008, "CitationCount": 75, "EstimatedCitation": 87, "Affiliations": ["harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation.", "DBLP authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "year": 2008, "MAG papers": [{"PaperId": 2116400939, "PaperTitle": "trading off cache capacity for reliability to enable low voltage operation", "Year": 2008, "CitationCount": 204, "EstimatedCitation": 273, "Affiliations": ["intel", null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Counting Dependence Predictors.", "DBLP authors": ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "year": 2008, "MAG papers": [{"PaperId": 2099776949, "PaperTitle": "counting dependence predictors", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.", "DBLP authors": ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "year": 2008, "MAG papers": [{"PaperId": 2097876246, "PaperTitle": "virtual circuit tree multicasting a case for on chip hardware multicast support", "Year": 2008, "CitationCount": 188, "EstimatedCitation": 259, "Affiliations": ["university of wisconsin madison", null, null]}], "source": "ES"}, {"DBLP title": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "year": 2008, "MAG papers": [{"PaperId": 2148366314, "PaperTitle": "ideal inter router dual function energy and area efficient links for network on chip noc architectures", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 79, "Affiliations": ["ohio university", "ohio university", "ohio university"]}], "source": "ES"}, {"DBLP title": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture.", "DBLP authors": ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2008, "MAG papers": [{"PaperId": 2104283712, "PaperTitle": "mira a multi layered on chip interconnect router architecture", "Year": 2008, "CitationCount": 164, "EstimatedCitation": 246, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording.", "DBLP authors": ["Derek Hower", "Mark D. Hill"], "year": 2008, "MAG papers": [{"PaperId": 2106471636, "PaperTitle": "rerun exploiting episodes for lightweight memory race recording", "Year": 2008, "CitationCount": 126, "EstimatedCitation": 197, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Atom-Aid: Detecting and Surviving Atomicity Violations.", "DBLP authors": ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "year": 2008, "MAG papers": [{"PaperId": 2160983664, "PaperTitle": "atom aid detecting and surviving atomicity violations", "Year": 2008, "CitationCount": 96, "EstimatedCitation": 135, "Affiliations": ["university of washington", "university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.", "DBLP authors": ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Intra-disk Parallelism: An Idea Whose Time Has Come.", "DBLP authors": ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2008, "MAG papers": [{"PaperId": 2167266641, "PaperTitle": "intra disk parallelism an idea whose time has come", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.", "DBLP authors": ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "year": 2008, "MAG papers": [{"PaperId": 2121288607, "PaperTitle": "understanding and designing new server architectures for emerging warehouse computing environments", "Year": 2008, "CitationCount": 180, "EstimatedCitation": 249, "Affiliations": [null, "hewlett packard", "university of michigan", null, "hewlett packard", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Improving NAND Flash Based Disk Caches.", "DBLP authors": ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "year": 2008, "MAG papers": [{"PaperId": 2095905546, "PaperTitle": "improving nand flash based disk caches", "Year": 2008, "CitationCount": 242, "EstimatedCitation": 332, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Online Estimation of Architectural Vulnerability Factor for Soft Errors.", "DBLP authors": ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "year": 2008, "MAG papers": [{"PaperId": 2101473122, "PaperTitle": "online estimation of architectural vulnerability factor for soft errors", "Year": 2008, "CitationCount": 66, "EstimatedCitation": 105, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.", "DBLP authors": ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "year": 2008, "MAG papers": [{"PaperId": 2154451732, "PaperTitle": "a proactive wearout recovery approach for exploiting microarchitectural redundancy to extend cache sram lifetime", "Year": 2008, "CitationCount": 89, "EstimatedCitation": 108, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.", "DBLP authors": ["Radu Teodorescu", "Josep Torrellas"], "year": 2008, "MAG papers": [{"PaperId": 2141721356, "PaperTitle": "variation aware application scheduling and power management for chip multiprocessors", "Year": 2008, "CitationCount": 244, "EstimatedCitation": 342, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring.", "DBLP authors": ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "year": 2008, "MAG papers": [{"PaperId": 2139588056, "PaperTitle": "flexible hardware acceleration for instruction grain program monitoring", "Year": 2008, "CitationCount": 103, "EstimatedCitation": 152, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "carnegie mellon university", "carnegie mellon university", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "VEAL: Virtualized Execution Accelerator for Loops.", "DBLP authors": ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "year": 2008, "MAG papers": [{"PaperId": 2144133815, "PaperTitle": "veal virtualized execution accelerator for loops", "Year": 2008, "CitationCount": 87, "EstimatedCitation": 127, "Affiliations": [null, null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware.", "DBLP authors": ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "year": 2008, "MAG papers": [{"PaperId": 2111276854, "PaperTitle": "from speculation to security practical and efficient information flow tracking using speculative hardware", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": ["fudan university", "university of california santa barbara", "fudan university", "fudan university", "fudan university", null]}], "source": "ES"}, {"DBLP title": "Software-Controlled Priority Characterization of POWER5 Processor.", "DBLP authors": ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 2102621631, "PaperTitle": "software controlled priority characterization of power5 processor", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", null, "polytechnic university of catalonia", null]}], "source": "ES"}, {"DBLP title": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction.", "DBLP authors": ["Alex Shye", "Berkin \u00d6zisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2118052934, "PaperTitle": "learning and leveraging the relationship between architecture level measurements and individual user satisfaction", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university", "northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Atomic Vector Operations on Chip Multiprocessors.", "DBLP authors": ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "year": 2008, "MAG papers": [{"PaperId": 2138520521, "PaperTitle": "atomic vector operations on chip multiprocessors", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "3D-Stacked Memory Architectures for Multi-core Processors.", "DBLP authors": ["Gabriel H. Loh"], "year": 2008, "MAG papers": [{"PaperId": 2131413854, "PaperTitle": "3d stacked memory architectures for multi core processors", "Year": 2008, "CitationCount": 488, "EstimatedCitation": 710, "Affiliations": ["georgia institute of technology"]}], "source": "ES"}]