# MIPS-Project

Implementation of MIPS Processor (Microprocessor without Interlocked Pipeline Stages) in verilog

For documentation: 
