digraph "CFG for '_Z16tissueGPU4KernelPiPfS0_S0_S0_iif' function" {
	label="CFG for '_Z16tissueGPU4KernelPiPfS0_S0_S0_iif' function";

	Node0x45612f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%8:\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = mul i32 %14, %13\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = freeze i32 %17\l  %19 = freeze i32 %6\l  %20 = sdiv i32 %18, %19\l  %21 = mul i32 %20, %19\l  %22 = sub i32 %18, %21\l  %23 = shl nsw i32 %5, 1\l  %24 = icmp sge i32 %20, %5\l  br i1 %24, label %81, label %25\l|{<s0>T|<s1>F}}"];
	Node0x45612f0:s0 -> Node0x4563580;
	Node0x45612f0:s1 -> Node0x4563610;
	Node0x4563610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%25:\l25:                                               \l  %26 = sext i32 %20 to i64\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %29 = add nsw i32 %20, %5\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %33 = add nsw i32 %20, %23\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %37 = icmp slt i32 %22, %5\l  br i1 %37, label %38, label %72\l|{<s0>T|<s1>F}}"];
	Node0x4563610:s0 -> Node0x4564ce0;
	Node0x4563610:s1 -> Node0x4564d70;
	Node0x4564ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%38:\l38:                                               \l  %39 = phi float [ %69, %38 ], [ 0.000000e+00, %25 ]\l  %40 = phi i32 [ %70, %38 ], [ %22, %25 ]\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %44 = sub nsw i32 %43, %28\l  %45 = tail call i32 @llvm.abs.i32(i32 %44, i1 true)\l  %46 = add nsw i32 %40, %5\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %47\l  %49 = load i32, i32 addrspace(1)* %48, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %50 = sub nsw i32 %49, %32\l  %51 = tail call i32 @llvm.abs.i32(i32 %50, i1 true)\l  %52 = add nuw nsw i32 %51, %45\l  %53 = add nsw i32 %40, %23\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %54\l  %56 = load i32, i32 addrspace(1)* %55, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %57 = sub nsw i32 %56, %36\l  %58 = tail call i32 @llvm.abs.i32(i32 %57, i1 true)\l  %59 = add nuw nsw i32 %52, %58\l  %60 = zext i32 %59 to i64\l  %61 = getelementptr inbounds float, float addrspace(1)* %1, i64 %60\l  %62 = load float, float addrspace(1)* %61, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %63 = getelementptr inbounds float, float addrspace(1)* %2, i64 %41\l  %64 = load float, float addrspace(1)* %63, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %65 = fmul contract float %62, %64\l  %66 = getelementptr inbounds float, float addrspace(1)* %3, i64 %41\l  %67 = load float, float addrspace(1)* %66, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %68 = fmul contract float %65, %67\l  %69 = fsub contract float %39, %68\l  %70 = add nsw i32 %40, %6\l  %71 = icmp slt i32 %70, %5\l  br i1 %71, label %38, label %72, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4564ce0:s0 -> Node0x4564ce0;
	Node0x4564ce0:s1 -> Node0x4564d70;
	Node0x4564d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%72:\l72:                                               \l  %73 = phi float [ 0.000000e+00, %25 ], [ %69, %38 ]\l  %74 = fdiv contract float %73, %7\l  %75 = getelementptr inbounds float, float addrspace(1)* %3, i64 %26\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %77 = fadd contract float %74, %76\l  %78 = icmp eq i32 %22, 0\l  br i1 %78, label %79, label %81\l|{<s0>T|<s1>F}}"];
	Node0x4564d70:s0 -> Node0x4567e90;
	Node0x4564d70:s1 -> Node0x4563580;
	Node0x4567e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%79:\l79:                                               \l  %80 = getelementptr inbounds float, float addrspace(1)* %4, i64 %26\l  store float %77, float addrspace(1)* %80, align 4, !tbaa !11\l  br label %81\l}"];
	Node0x4567e90 -> Node0x4563580;
	Node0x4563580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%81:\l81:                                               \l  %82 = phi float [ %77, %79 ], [ %77, %72 ], [ 0.000000e+00, %8 ]\l  %83 = icmp sgt i32 %6, 1\l  br i1 %83, label %84, label %97\l|{<s0>T|<s1>F}}"];
	Node0x4563580:s0 -> Node0x45682d0;
	Node0x4563580:s1 -> Node0x4568320;
	Node0x45682d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%84:\l84:                                               \l  %85 = sext i32 %20 to i64\l  %86 = getelementptr inbounds float, float addrspace(1)* %4, i64 %85\l  br label %87\l}"];
	Node0x45682d0 -> Node0x4568530;
	Node0x4568530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  %88 = phi i32 [ 1, %84 ], [ %95, %94 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = icmp ne i32 %22, %88\l  %90 = select i1 %89, i1 true, i1 %24\l  br i1 %90, label %94, label %91\l|{<s0>T|<s1>F}}"];
	Node0x4568530:s0 -> Node0x45685f0;
	Node0x4568530:s1 -> Node0x4568af0;
	Node0x4568af0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%91:\l91:                                               \l  %92 = load float, float addrspace(1)* %86, align 4, !tbaa !11\l  %93 = fadd contract float %82, %92\l  store float %93, float addrspace(1)* %86, align 4, !tbaa !11\l  br label %94\l}"];
	Node0x4568af0 -> Node0x45685f0;
	Node0x45685f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%94:\l94:                                               \l  %95 = add nuw nsw i32 %88, 1\l  %96 = icmp eq i32 %95, %6\l  br i1 %96, label %97, label %87, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x45685f0:s0 -> Node0x4568320;
	Node0x45685f0:s1 -> Node0x4568530;
	Node0x4568320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%97:\l97:                                               \l  ret void\l}"];
}
