set ::env(PROJECT_NAME) mips32_pipelined
set ::env(DESIGN_TOP) PipelineMIPS
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/mips32_piplined/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/mips32_piplined/rtl/PipelineMIPS.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
