// Seed: 2225558061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter integer id_12 = 1;
  wire id_13 = -1;
  id_14 :
  assert property (@(posedge id_11 or negedge 1) id_13 * id_5)
  else;
  wire [-1 'b0 : -1] id_15;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    input tri1 _id_0,
    output tri id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6
);
  assign id_5 = id_0;
  wire [id_0 : 1] id_8;
  supply0 [1 : 1 'b0] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_9 = 1;
endmodule
