{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711740894853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711740894854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:34:54 2024 " "Processing started: Fri Mar 29 15:34:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711740894854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740894854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740894855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711740895079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711740895079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(214) " "Verilog HDL warning at library.sv(214): extended using \"x\" or \"z\"" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711740902507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(231) " "Verilog HDL warning at library.sv(231): extended using \"x\" or \"z\"" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711740902507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv 17 17 " "Found 17 design units, including 17 entities, in source file /afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "2 BarrelShifter " "Found entity 2: BarrelShifter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "5 MagComp " "Found entity 5: MagComp" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "6 Comparator " "Found entity 6: Comparator" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder " "Found entity 7: Adder" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtracter " "Found entity 8: Subtracter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFlipFlop " "Found entity 9: DFlipFlop" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "10 Register " "Found entity 10: Register" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "11 Counter " "Found entity 11: Counter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "12 Synchronizer " "Found entity 12: Synchronizer" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "13 ShiftRegisterSIPO " "Found entity 13: ShiftRegisterSIPO" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "14 ShiftRegisterPIPO " "Found entity 14: ShiftRegisterPIPO" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "15 BarrelShiftRegister " "Found entity 15: BarrelShiftRegister" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "16 BusDriver " "Found entity 16: BusDriver" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""} { "Info" "ISGN_ENTITY_NAME" "17 Memory " "Found entity 17: Memory" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740902508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740902509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Guess guess zorgGame.sv(469) " "Verilog HDL Declaration information at zorgGame.sv(469): object \"Guess\" differs only in case from object \"guess\" in the same scope" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 469 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711740902510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zorgGame.sv 9 9 " "Found 9 design units, including 9 entities, in source file zorgGame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "2 myAbstractFSMExpanded " "Found entity 2: myAbstractFSMExpanded" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "3 ZorgGame " "Found entity 3: ZorgGame" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "4 masterPatternFSM " "Found entity 4: masterPatternFSM" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "5 numOfGameFSM " "Found entity 5: numOfGameFSM" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "6 Grader " "Found entity 6: Grader" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 867 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "7 Shape_Counter " "Found entity 7: Shape_Counter" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "8 SevenSegmentDisplay " "Found entity 8: SevenSegmentDisplay" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""} { "Info" "ISGN_ENTITY_NAME" "9 BCDtoSevenSegment " "Found entity 9: BCDtoSevenSegment" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740902511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740902511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711740902581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] zorgGame.sv(7) " "Output port \"LEDG\[7..1\]\" at zorgGame.sv(7) has no driver" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711740902582 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR zorgGame.sv(8) " "Output port \"LEDR\" at zorgGame.sv(8) has no driver" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711740902582 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZorgGame ZorgGame:game " "Elaborating entity \"ZorgGame\" for hierarchy \"ZorgGame:game\"" {  } { { "zorgGame.sv" "game" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAbstractFSMExpanded ZorgGame:game\|myAbstractFSMExpanded:takeCoins " "Elaborating entity \"myAbstractFSMExpanded\" for hierarchy \"ZorgGame:game\|myAbstractFSMExpanded:takeCoins\"" {  } { { "zorgGame.sv" "takeCoins" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer ZorgGame:game\|Synchronizer:sync1 " "Elaborating entity \"Synchronizer\" for hierarchy \"ZorgGame:game\|Synchronizer:sync1\"" {  } { { "zorgGame.sv" "sync1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterPatternFSM ZorgGame:game\|masterPatternFSM:f1 " "Elaborating entity \"masterPatternFSM\" for hierarchy \"ZorgGame:game\|masterPatternFSM:f1\"" {  } { { "zorgGame.sv" "f1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numOfGameFSM ZorgGame:game\|numOfGameFSM:f2 " "Elaborating entity \"numOfGameFSM\" for hierarchy \"ZorgGame:game\|numOfGameFSM:f2\"" {  } { { "zorgGame.sv" "f2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ZorgGame:game\|Counter:numberOfGames " "Elaborating entity \"Counter\" for hierarchy \"ZorgGame:game\|Counter:numberOfGames\"" {  } { { "zorgGame.sv" "numberOfGames" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ZorgGame:game\|Comparator:paidOrNot " "Elaborating entity \"Comparator\" for hierarchy \"ZorgGame:game\|Comparator:paidOrNot\"" {  } { { "zorgGame.sv" "paidOrNot" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ZorgGame:game\|Comparator:locationOne " "Elaborating entity \"Comparator\" for hierarchy \"ZorgGame:game\|Comparator:locationOne\"" {  } { { "zorgGame.sv" "locationOne" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagComp ZorgGame:game\|MagComp:c1 " "Elaborating entity \"MagComp\" for hierarchy \"ZorgGame:game\|MagComp:c1\"" {  } { { "zorgGame.sv" "c1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ZorgGame:game\|BarrelShifter:moveShape " "Elaborating entity \"BarrelShifter\" for hierarchy \"ZorgGame:game\|BarrelShifter:moveShape\"" {  } { { "zorgGame.sv" "moveShape" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ZorgGame:game\|Register:saveShiftValue " "Elaborating entity \"Register\" for hierarchy \"ZorgGame:game\|Register:saveShiftValue\"" {  } { { "zorgGame.sv" "saveShiftValue" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer ZorgGame:game\|Multiplexer:m1 " "Elaborating entity \"Multiplexer\" for hierarchy \"ZorgGame:game\|Multiplexer:m1\"" {  } { { "zorgGame.sv" "m1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grader ZorgGame:game\|Grader:grade " "Elaborating entity \"Grader\" for hierarchy \"ZorgGame:game\|Grader:grade\"" {  } { { "zorgGame.sv" "grade" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ZorgGame:game\|Grader:grade\|Adder:zna1 " "Elaborating entity \"Adder\" for hierarchy \"ZorgGame:game\|Grader:grade\|Adder:zna1\"" {  } { { "zorgGame.sv" "zna1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shape_Counter ZorgGame:game\|Grader:grade\|Shape_Counter:tc " "Elaborating entity \"Shape_Counter\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\"" {  } { { "zorgGame.sv" "tc" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Adder:zoamp1 " "Elaborating entity \"Adder\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Adder:zoamp1\"" {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagComp ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|MagComp:mg " "Elaborating entity \"MagComp\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|MagComp:mg\"" {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Mux2to1:mult " "Elaborating entity \"Mux2to1\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Mux2to1:mult\"" {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracter ZorgGame:game\|Grader:grade\|Subtracter:sub " "Elaborating entity \"Subtracter\" for hierarchy \"ZorgGame:game\|Grader:grade\|Subtracter:sub\"" {  } { { "zorgGame.sv" "sub" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ZorgGame:game\|Grader:grade\|Register:z1 " "Elaborating entity \"Register\" for hierarchy \"ZorgGame:game\|Grader:grade\|Register:z1\"" {  } { { "zorgGame.sv" "z1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:vgaDisplay " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:vgaDisplay\"" {  } { { "zorgGame.sv" "vgaDisplay" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:vgaDisplay\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:vgaDisplay\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:vgaDisplay\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:vgaDisplay\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:vgaDisplay\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:vgaDisplay\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:vgaDisplay\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:vgaDisplay\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:vgaDisplay\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:vgaDisplay\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:vgaDisplay\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:vgaDisplay\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:vgaDisplay\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:seg " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:seg\"" {  } { { "zorgGame.sv" "seg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentDisplay:seg\|BCDtoSevenSegment:d0 " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentDisplay:seg\|BCDtoSevenSegment:d0\"" {  } { { "zorgGame.sv" "d0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 SevenSegmentDisplay:seg\|Mux2to1:m0 " "Elaborating entity \"Mux2to1\" for hierarchy \"SevenSegmentDisplay:seg\|Mux2to1:m0\"" {  } { { "zorgGame.sv" "m0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740902707 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902779 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902779 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902779 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902780 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902781 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902781 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902782 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902782 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902782 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902783 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902783 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902784 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902784 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902784 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711740902785 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902785 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902785 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902787 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902787 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum4\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum4\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum4\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum5\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum5\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum5\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum6\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum6\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum6\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum7\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum7\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum7\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|zoodOut\[3\] " "Net \"ZorgGame:game\|Grader:grade\|zoodOut\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "zoodOut\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 875 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|T_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|T_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "T_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|C_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|C_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "C_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|O_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|O_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "O_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|D_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|D_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "D_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|I_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|I_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "I_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Z_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Z_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "Z_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711740902788 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711740902788 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:vgaDisplay\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:vgaDisplay\|Div1\"" {  } { { "mastermindVGA.sv" "Div1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740903162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:vgaDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:vgaDisplay\|Div0\"" {  } { { "mastermindVGA.sv" "Div0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740903162 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:vgaDisplay\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:vgaDisplay\|Mult2\"" {  } { { "mastermindVGA.sv" "Mult2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740903162 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:vgaDisplay\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:vgaDisplay\|Mult3\"" {  } { { "mastermindVGA.sv" "Mult3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740903162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711740903162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:vgaDisplay\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_divide:Div1\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740903187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:vgaDisplay\|lpm_divide:Div1 " "Instantiated megafunction \"mastermindVGA:vgaDisplay\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903187 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711740903187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740903209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740903209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740903212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740903212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740903217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740903217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740903237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740903237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711740903256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740903256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740903274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Instantiated megafunction \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711740903274 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711740903274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740903283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740903287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|altshift:external_latency_ffs mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740903291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711740903412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711740903740 "|ChipInterface|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711740903740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711740903781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711740904147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740904197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711740904389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711740904389 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740904545 "|ChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740904545 "|ChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711740904545 "|ChipInterface|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711740904545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1465 " "Implemented 1465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711740904545 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711740904545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1368 " "Implemented 1368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711740904545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711740904545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 256 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711740904600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:35:04 2024 " "Processing ended: Fri Mar 29 15:35:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711740904600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711740904600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711740904600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711740904600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711740905705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711740905708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:35:05 2024 " "Processing started: Fri Mar 29 15:35:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711740905708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711740905708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711740905708 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711740906426 ""}
{ "Info" "0" "" "Project  = ChipInterface" {  } {  } 0 0 "Project  = ChipInterface" 0 0 "Fitter" 0 0 1711740906426 ""}
{ "Info" "0" "" "Revision = ChipInterface" {  } {  } 0 0 "Revision = ChipInterface" 0 0 "Fitter" 0 0 1711740906426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711740906495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711740906496 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ChipInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ChipInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711740906520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711740906542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711740906542 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711740906736 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711740906789 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711740906789 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 3007 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711740906792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 3009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711740906792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 3011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711740906792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 3013 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711740906792 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 3015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711740906792 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711740906792 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711740906794 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711740907408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711740907408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711740907414 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711740907414 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711740907415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711740907486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 2979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711740907486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711740907486 ""}  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 2984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711740907486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711740907706 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711740907707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711740907707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711740907708 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1711740907712 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1711740907712 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1711740907712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711740907712 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711740907713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711740907713 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711740907713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711740907714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 I/O Input Buffer " "Packed 4 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711740907714 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Output Buffer " "Packed 1 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711740907714 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1711740907714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711740907714 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711740907863 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711740907863 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711740907863 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711740907871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711740908836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711740908979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711740909003 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711740911449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711740911449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711740911695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711740913233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711740913233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711740914032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711740914032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711740914033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711740914190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711740914198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711740914386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711740914387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711740914569 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711740914832 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711740915050 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/16.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711740915055 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711740915055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.fit.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711740915136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1707 " "Peak virtual memory: 1707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711740915590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:35:15 2024 " "Processing ended: Fri Mar 29 15:35:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711740915590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711740915590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711740915590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711740915590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711740916573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711740916574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:35:16 2024 " "Processing started: Fri Mar 29 15:35:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711740916574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711740916574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711740916575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711740916711 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711740918685 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711740918773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711740919121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:35:19 2024 " "Processing ended: Fri Mar 29 15:35:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711740919121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711740919121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711740919121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711740919121 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711740919700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711740920042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711740920044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:35:19 2024 " "Processing started: Fri Mar 29 15:35:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711740920044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ChipInterface -c ChipInterface " "Command: quartus_sta ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1711740920089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920656 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711740920661 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920661 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920665 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1711740920666 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1711740920680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1711740920695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.809 " "Worst-case setup slack is -6.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.809            -817.910 CLOCK_50  " "   -6.809            -817.910 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.752 " "Worst-case recovery slack is -2.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.752             -45.146 CLOCK_50  " "   -2.752             -45.146 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 CLOCK_50  " "    1.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -352.520 CLOCK_50  " "   -3.000            -352.520 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740920726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920726 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1711740920774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740920981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1711740921059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.113 " "Worst-case setup slack is -6.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.113            -724.442 CLOCK_50  " "   -6.113            -724.442 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.435 " "Worst-case recovery slack is -2.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435             -36.762 CLOCK_50  " "   -2.435             -36.762 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.130 " "Worst-case removal slack is 1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 CLOCK_50  " "    1.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -352.520 CLOCK_50  " "   -3.000            -352.520 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921096 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1711740921149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1711740921232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.721 " "Worst-case setup slack is -2.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721            -268.043 CLOCK_50  " "   -2.721            -268.043 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.996 " "Worst-case recovery slack is -0.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996              -3.303 CLOCK_50  " "   -0.996              -3.303 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 CLOCK_50  " "    0.574               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -353.509 CLOCK_50  " "   -3.000            -353.509 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711740921276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711740921816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:35:21 2024 " "Processing ended: Fri Mar 29 15:35:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711740921816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711740921816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711740921816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740921816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1711740922844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711740922846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:35:22 2024 " "Processing started: Fri Mar 29 15:35:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711740922846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711740922846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711740922846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711740923013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_slow.vo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_slow.vo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_slow.vo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_slow.vo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_fast.vo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_fast.vo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface.vo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface.vo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_v_slow.sdo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_v_slow.sdo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_v_slow.sdo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_v_slow.sdo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740923958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_v_fast.sdo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_v_fast.sdo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740924035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_v.sdo /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/ simulation " "Generated file ChipInterface_v.sdo in folder \"/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711740924109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711740924158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:35:24 2024 " "Processing ended: Fri Mar 29 15:35:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711740924158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711740924158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711740924158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711740924158 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 310 s " "Quartus Prime Full Compilation was successful. 0 errors, 310 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711740924773 ""}
