

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Wed Nov 30 10:23:31 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |        7|        7|         2|          1|          1|     7|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       75|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_92_p2     |         +|   0|  0|  12|           4|           1|
    |icmp_ln10_fu_106_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln9_fu_81_p2    |      icmp|   0|  0|   9|           4|           5|
    |max_2_fu_112_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  75|          42|          72|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_getMax_counter_1  |   9|          2|    4|          8|
    |getMax_counter_fu_38               |   9|          2|    4|          8|
    |max_1_fu_34                        |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   42|         84|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |getMax_counter_fu_38     |   4|   0|    4|          0|
    |max_1_fu_34              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|max               |   in|   32|     ap_none|                            max|        scalar|
|vla13_address0    |  out|    3|   ap_memory|                          vla13|         array|
|vla13_ce0         |  out|    1|   ap_memory|                          vla13|         array|
|vla13_q0          |   in|   32|   ap_memory|                          vla13|         array|
|max_2_out         |  out|   32|      ap_vld|                      max_2_out|       pointer|
|max_2_out_ap_vld  |  out|    1|      ap_vld|                      max_2_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_1 = alloca i32 1"   --->   Operation 5 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%getMax_counter = alloca i32 1"   --->   Operation 6 'alloca' 'getMax_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max"   --->   Operation 7 'read' 'max_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 1, i4 %getMax_counter"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %max_read, i32 %max_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%getMax_counter_1 = load i4 %getMax_counter" [../../Code/radix/radix.c:9]   --->   Operation 11 'load' 'getMax_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln9 = icmp_eq  i4 %getMax_counter_1, i4 8" [../../Code/radix/radix.c:9]   --->   Operation 13 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.body.i.i.split, void %getMax.exit.i.exitStub" [../../Code/radix/radix.c:9]   --->   Operation 15 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%getMax_counter_cast = zext i4 %getMax_counter_1" [../../Code/radix/radix.c:9]   --->   Operation 16 'zext' 'getMax_counter_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%vla13_addr = getelementptr i32 %vla13, i64 0, i64 %getMax_counter_cast" [../../Code/radix/radix.c:10]   --->   Operation 17 'getelementptr' 'vla13_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:10]   --->   Operation 18 'load' 'vla13_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%add_ln9 = add i4 %getMax_counter_1, i4 1" [../../Code/radix/radix.c:9]   --->   Operation 19 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln9 = store i4 %add_ln9, i4 %getMax_counter" [../../Code/radix/radix.c:9]   --->   Operation 20 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%max_1_load = load i32 %max_1"   --->   Operation 28 'load' 'max_1_load' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_2_out, i32 %max_1_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_1_load_1 = load i32 %max_1" [../../Code/radix/radix.c:10]   --->   Operation 21 'load' 'max_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../Code/radix/radix.c:8]   --->   Operation 22 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:10]   --->   Operation 23 'load' 'vla13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%icmp_ln10 = icmp_slt  i32 %max_1_load_1, i32 %vla13_load" [../../Code/radix/radix.c:10]   --->   Operation 24 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.28ns)   --->   "%max_2 = select i1 %icmp_ln10, i32 %vla13_load, i32 %max_1_load_1" [../../Code/radix/radix.c:10]   --->   Operation 25 'select' 'max_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln9 = store i32 %max_2, i32 %max_1" [../../Code/radix/radix.c:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body.i.i" [../../Code/radix/radix.c:9]   --->   Operation 27 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vla13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_1               (alloca           ) [ 011]
getMax_counter      (alloca           ) [ 010]
max_read            (read             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
getMax_counter_1    (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln9            (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
br_ln9              (br               ) [ 000]
getMax_counter_cast (zext             ) [ 000]
vla13_addr          (getelementptr    ) [ 011]
add_ln9             (add              ) [ 000]
store_ln9           (store            ) [ 000]
max_1_load_1        (load             ) [ 000]
specloopname_ln8    (specloopname     ) [ 000]
vla13_load          (load             ) [ 000]
icmp_ln10           (icmp             ) [ 000]
max_2               (select           ) [ 000]
store_ln9           (store            ) [ 000]
br_ln9              (br               ) [ 000]
max_1_load          (load             ) [ 000]
write_ln0           (write            ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vla13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="max_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="getMax_counter_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="getMax_counter/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="max_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="vla13_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla13_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla13_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="getMax_counter_1_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getMax_counter_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln9_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="getMax_counter_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="getMax_counter_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln9_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln9_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="max_1_load_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln10_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="max_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln9_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="max_1_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="max_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="getMax_counter_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="getMax_counter "/>
</bind>
</comp>

<comp id="147" class="1005" name="vla13_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla13_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="62" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="62" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="103" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="132"><net_src comp="34" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="38" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="150"><net_src comp="55" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_2_out | {1 }
 - Input state : 
	Port: radix_Pipeline_VITIS_LOOP_9_1 : max | {1 }
	Port: radix_Pipeline_VITIS_LOOP_9_1 : vla13 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		getMax_counter_1 : 1
		icmp_ln9 : 2
		br_ln9 : 3
		getMax_counter_cast : 2
		vla13_addr : 3
		vla13_load : 4
		add_ln9 : 2
		store_ln9 : 3
		max_1_load : 1
		write_ln0 : 2
	State 2
		icmp_ln10 : 1
		max_2 : 2
		store_ln9 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |        max_2_fu_112       |    0    |    32   |
|----------|---------------------------|---------|---------|
|   icmp   |       icmp_ln9_fu_81      |    0    |    9    |
|          |      icmp_ln10_fu_106     |    0    |    20   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln9_fu_92       |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   |    max_read_read_fu_42    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_48   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   | getMax_counter_cast_fu_87 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    73   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|getMax_counter_reg_137|    4   |
|     max_1_reg_129    |   32   |
|  vla13_addr_reg_147  |    3   |
+----------------------+--------+
|         Total        |   39   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   39   |   82   |
+-----------+--------+--------+--------+
