#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Aug 15 17:30:59 2023
# Process ID: 7781
# Current directory: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/vivado.log
# Journal file: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/vivado.jou
# Running On: cadence24, OS: Linux, CPU Frequency: 3621.484 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
## }
## set sv_files {
##     ../rtl/draw/ifs_pkgs/vga_pkg.sv
##     ../rtl/draw/ifs_pkgs/colour_pkg.sv
##     ../rtl/draw/ifs_pkgs/vga_if.sv
##     ../rtl/draw/top_draw_board/top_draw_board.sv
##     ../rtl/draw/top_draw_board/vga_timing.sv
##     ../rtl/draw/top_draw_board/draw_bg.sv
##     ../rtl/draw/top_draw_board/draw_board.sv
##     ../rtl/draw/top_draw_board/draw_button.sv
##     ../rtl/draw/top_redraw_board/top_redraw_board.sv
##     ../rtl/draw/top_redraw_board/draw_flag.sv
##     ../rtl/draw/top_redraw_board/draw_defused.sv
##     ../rtl/draw/top_redraw_board/draw_mine.sv
##     ../rtl/draw/top_redraw_board/generate_flag_array.sv
##     ../rtl/draw/top_redraw_board/generate_defuse_array.sv
##     ../rtl/draw/top_redraw_board/defuse_row.sv \
##     ../rtl/draw/top_redraw_board/defuse_column.sv \
##     ../rtl/draw/top_redraw_board/array_timing.sv \
##     ../rtl/draw/edge_ctr/edge_detector.sv
##     ../rtl/draw/edge_ctr/edge_ctr.sv
##     ../rtl/draw/edge_ctr/ts_counter.sv
##     ../rtl/top_vga.sv
##     ../rtl/game/top_game_setup/top_game_setup.sv
##     ../rtl/game/top_game_setup/select_level.sv
##     ../rtl/game/top_game_setup/latch.sv
##     ../rtl/game/top_game_setup/settings_latch.sv
##     ../rtl/game/top_mine/top_mine.sv
##     ../rtl/game/game_set_if.sv
##     ../rtl/game/detect_index.sv
##     ../rtl/game/mine_board.sv
##     ../rtl/game/mine_check.sv
##     ../rtl/game/dim_counter.sv
##     ../rtl/game/random_gen.sv
##     ../rtl/mouse/top_mouse.sv
##     ../rtl/mouse/draw_mouse.sv
##     ../rtl/mouse/synchr.sv
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
##     ../rtl/import/list_ch04_15_disp_hex_mux.v
##     ../rtl/import/delay.v
##  }
## set vhdl_files {
##     ../rtl/mouse/MouseCtl.vhd
##     ../rtl/mouse/MouseDisplay.vhd
##     ../rtl/mouse/Ps2Interface.vhd
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Aug 15 17:31:13 2023] Launched synth_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/synth_1/runme.log
[Tue Aug 15 17:31:13 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8167
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7033 ; free virtual = 17298
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top_draw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (7#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (8#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'edge_ctr' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:2]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (9#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ts_counter' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
	Parameter DATA_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ts_counter' (10#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'edge_ctr' (11#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'draw_board' (12#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'draw_button' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_button.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_button' (13#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_button.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_draw_board' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_redraw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'draw_flag' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_flag.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_flag' (15#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_flag.sv:3]
INFO: [Synth 8-6157] synthesizing module 'draw_defused' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_defused.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_defused' (16#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_defused.sv:3]
INFO: [Synth 8-6157] synthesizing module 'latch' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch' (17#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized0' (17#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_mine' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_mine.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_mine' (18#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_mine.sv:3]
INFO: [Synth 8-6157] synthesizing module 'generate_flag_array' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_flag_array.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'generate_flag_array' (19#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_flag_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'generate_defuse_array' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'array_timing' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/array_timing.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'array_timing' (20#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/array_timing.sv:12]
WARNING: [Synth 8-6014] Unused sequential element arr_vcount_up_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'generate_defuse_array' (21#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_redraw_board' (22#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_game_setup' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (22#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'select_level' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/select_level.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'select_level' (23#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/select_level.sv:10]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized1' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized1' (23#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized2' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized2' (23#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'settings_latch' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'settings_latch' (24#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'top_game_setup' (25#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mouse' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (26#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (27#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (28#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (29#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-6155] done synthesizing module 'top_mouse' (30#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mine' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'detect_index' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/detect_index.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'detect_index' (31#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/detect_index.sv:11]
INFO: [Synth 8-6157] synthesizing module 'random_gen' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/random_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'random_gen' (32#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/random_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mine_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'dim_counter' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/dim_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dim_counter' (33#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/dim_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mine_board' (34#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mine_check' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mine_check' (35#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_mine' (36#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ts_counter__parameterized0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ts_counter__parameterized0' (36#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
INFO: [Synth 8-226] default block is never used [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:64]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (37#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
WARNING: [Synth 8-689] width (7) of port connection 'sseg' does not match port width (8) of module 'disp_hex_mux' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (38#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:17]
WARNING: [Synth 8-3848] Net pclk in module/entity top_vga_basys3 does not have driver. [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (39#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[0] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module draw_mine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7549 ; free virtual = 17816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7557 ; free virtual = 17824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7557 ; free virtual = 17824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7546 ; free virtual = 17813
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 7373 ; free virtual = 17640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 7373 ; free virtual = 17640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7536 ; free virtual = 17803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7536 ; free virtual = 17803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7536 ; free virtual = 17803
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_level'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    DRAW |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw_button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             CHOSE_LEVEL |                               01 |                               01
                 DISABLE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'select_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7524 ; free virtual = 17792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 9     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 15    
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 48    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 34    
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 88    
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 202   
	   2 Input   12 Bit        Muxes := 28    
	   3 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 140   
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 111   
	   6 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u_draw_mine/rect_ypos, operation Mode is: C+(D'+(A:0x3fffffff))*B.
DSP Report: register ind_y_latch/Data_out_reg is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos0 is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos1 is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: Generating DSP u_draw_mine/rect_xpos, operation Mode is: C+(D'+(A:0x3fffffff))*B.
DSP Report: register ind_x_latch/Data_out_reg is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos0 is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos1 is absorbed into DSP u_draw_mine/rect_xpos.
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port defuse in module top_redraw_board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7472 ; free virtual = 17751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-----------------------------------------+---------------+----------------+
|Module Name  | RTL Object                              | Depth x Width | Implemented As | 
+-------------+-----------------------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                             | 256x2         | LUT            | 
|top_mouse    | u_draw_mouse/u_MouseDisplay/mouserom[0] | 256x2         | LUT            | 
+-------------+-----------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_redraw_board | C+(D'+(A:0x3fffffff))*B | 11     | 7      | 11     | 5      | 11     | 0    | 0    | 0    | 1    | 0     | 0    | 0    | 
|top_redraw_board | C+(D'+(A:0x3fffffff))*B | 11     | 7      | 11     | 5      | 11     | 0    | 0    | 0    | 1    | 0     | 0    | 0    | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7346 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7300 ; free virtual = 17579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7308 ; free virtual = 17588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7309 ; free virtual = 17588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7309 ; free virtual = 17588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7308 ; free virtual = 17588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7309 ; free virtual = 17588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7295 ; free virtual = 17574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7307 ; free virtual = 17586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_redraw_board/u_draw_mine/out\.vblnk_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_redraw_board/u_draw_mine/out\.hblnk_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_mouse/u_draw_mouse/out\.vsync_reg   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_mouse/u_draw_mouse/out\.hsync_reg   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   313|
|3     |DSP48E1    |     2|
|4     |LUT1       |   123|
|5     |LUT2       |   565|
|6     |LUT3       |   603|
|7     |LUT4       |   746|
|8     |LUT5       |   863|
|9     |LUT6       |  1338|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   190|
|12    |MUXF8      |    82|
|13    |ODDR       |     1|
|14    |SRL16E     |     4|
|15    |FDCE       |   148|
|16    |FDPE       |     4|
|17    |FDRE       |  1856|
|18    |FDSE       |    12|
|19    |IBUF       |     5|
|20    |IOBUF      |     2|
|21    |OBUF       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7302 ; free virtual = 17581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 7366 ; free virtual = 17645
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 7368 ; free virtual = 17647
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 7460 ; free virtual = 17739
INFO: [Netlist 29-17] Analyzing 591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 7402 ; free virtual = 17681
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: b7d584f4
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2781.723 ; gain = 64.031 ; free physical = 7626 ; free virtual = 17905
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 17:32:27 2023...
[Tue Aug 15 17:32:37 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 2716.805 ; gain = 0.000 ; free physical = 8505 ; free virtual = 18773
[Tue Aug 15 17:32:38 2023] Launched impl_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/runme.log
[Tue Aug 15 17:32:38 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7929 ; free virtual = 18196
INFO: [Netlist 29-17] Analyzing 591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2837.750 ; gain = 64.031 ; free physical = 7397 ; free virtual = 17679
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.754 ; gain = 0.000 ; free physical = 7431 ; free virtual = 17712
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2837.754 ; gain = 120.059 ; free physical = 7431 ; free virtual = 17712
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2901.781 ; gain = 64.027 ; free physical = 7433 ; free virtual = 17701

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21eedd196

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2901.781 ; gain = 0.000 ; free physical = 7426 ; free virtual = 17693

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mine/u_mine_board/array_dim_ctr/x_out[5]_i_2 into driver instance u_top_vga/u_top_mine/u_mine_board/array_dim_ctr/x_out[5]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 201de0d07

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17469
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a3406887

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17469
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2105714b1

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17469
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2105714b1

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17469
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2105714b1

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17468
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2105714b1

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17468
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              23  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.875 ; gain = 0.000 ; free physical = 7201 ; free virtual = 17468
Ending Logic Optimization Task | Checksum: 193ef6c39

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3071.875 ; gain = 0.004 ; free physical = 7201 ; free virtual = 17468

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 193ef6c39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.875 ; gain = 0.000 ; free physical = 7201 ; free virtual = 17468

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 193ef6c39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.875 ; gain = 0.000 ; free physical = 7201 ; free virtual = 17468

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.875 ; gain = 0.000 ; free physical = 7201 ; free virtual = 17468
Ending Netlist Obfuscation Task | Checksum: 193ef6c39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.875 ; gain = 0.000 ; free physical = 7201 ; free virtual = 17468
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3079.879 ; gain = 0.004 ; free physical = 7196 ; free virtual = 17464
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7142 ; free virtual = 17410
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10cd96259

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7141 ; free virtual = 17410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7141 ; free virtual = 17409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 51ed775b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7162 ; free virtual = 17431

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 126359349

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7165 ; free virtual = 17433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 126359349

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7165 ; free virtual = 17433
Phase 1 Placer Initialization | Checksum: 126359349

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7165 ; free virtual = 17433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11cf784d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7158 ; free virtual = 17427

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 64a515d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7159 ; free virtual = 17428

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 64a515d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7159 ; free virtual = 17428

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 32 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 2 LUTs, combined 14 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7134 ; free virtual = 17403

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             14  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             14  |                    16  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b67b5e6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7132 ; free virtual = 17400
Phase 2.4 Global Placement Core | Checksum: 28cafe411

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7133 ; free virtual = 17402
Phase 2 Global Placement | Checksum: 28cafe411

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7133 ; free virtual = 17402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23d480c59

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7135 ; free virtual = 17404

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bca6e618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7133 ; free virtual = 17402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 290dc0a53

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7133 ; free virtual = 17402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29703656a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7133 ; free virtual = 17402

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2a5d03259

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7134 ; free virtual = 17403

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14da2d62d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7129 ; free virtual = 17398

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d9bfa75a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7129 ; free virtual = 17398

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2664bfee0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7129 ; free virtual = 17398

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 243a36110

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7128 ; free virtual = 17396
Phase 3 Detail Placement | Checksum: 243a36110

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7128 ; free virtual = 17396

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2448a7050

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.077 | TNS=-698.428 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dbb47daf

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7122 ; free virtual = 17391
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 26e5893ad

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7122 ; free virtual = 17391
Phase 4.1.1.1 BUFG Insertion | Checksum: 2448a7050

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7122 ; free virtual = 17391

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.491. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c1ced4b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390
Phase 4.1 Post Commit Optimization | Checksum: 1c1ced4b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1ced4b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c1ced4b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390
Phase 4.3 Placer Reporting | Checksum: 1c1ced4b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d7bb231f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390
Ending Placer Task | Checksum: a463648a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7121 ; free virtual = 17390
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7136 ; free virtual = 17405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7128 ; free virtual = 17405
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7115 ; free virtual = 17385
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7132 ; free virtual = 17402
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.48s |  WALL: 0.52s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7123 ; free virtual = 17393

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.556 | TNS=-685.913 |
Phase 1 Physical Synthesis Initialization | Checksum: 13feba4bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7120 ; free virtual = 17391
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.556 | TNS=-685.913 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13feba4bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7120 ; free virtual = 17391

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.556 | TNS=-685.913 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x_reg[4]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.491 | TNS=-681.853 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0].  Re-placed instance u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[0]
INFO: [Physopt 32-735] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.466 | TNS=-681.929 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/ypos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_ypos_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_ypos_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/ypos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.466 | TNS=-681.929 |
Phase 3 Critical Path Optimization | Checksum: 13feba4bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7120 ; free virtual = 17391

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.466 | TNS=-681.929 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/ypos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_ypos_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_ypos_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y_reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__232_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__209_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__185_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__161_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__137_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__89_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__65_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__41_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__17_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/ypos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/ypos_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.466 | TNS=-681.929 |
Phase 4 Critical Path Optimization | Checksum: 13feba4bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7119 ; free virtual = 17390
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7119 ; free virtual = 17390
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-21.466 | TNS=-681.929 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.090  |          3.984  |            0  |              0  |                     2  |           0  |           2  |  00:00:03  |
|  Total          |          0.090  |          3.984  |            0  |              0  |                     2  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7119 ; free virtual = 17390
Ending Physical Synthesis Task | Checksum: cd3d6e08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7119 ; free virtual = 17390
INFO: [Common 17-83] Releasing license: Implementation
255 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3229.441 ; gain = 0.000 ; free physical = 7114 ; free virtual = 17394
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 30b2620b ConstDB: 0 ShapeSum: 1575021d RouteDB: 0
Post Restoration Checksum: NetGraph: 65f62042 NumContArr: 86810873 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ec7728b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3232.707 ; gain = 3.266 ; free physical = 7011 ; free virtual = 17284

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ec7728b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3232.707 ; gain = 3.266 ; free physical = 7006 ; free virtual = 17279

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ec7728b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3253.703 ; gain = 24.262 ; free physical = 6965 ; free virtual = 17238

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ec7728b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3253.703 ; gain = 24.262 ; free physical = 6962 ; free virtual = 17235
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1944f5bd3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3268.703 ; gain = 39.262 ; free physical = 6967 ; free virtual = 17240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.902| TNS=-663.400| WHS=-0.177 | THS=-62.227|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3865
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3865
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11a6376e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3273.703 ; gain = 44.262 ; free physical = 6965 ; free virtual = 17238

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11a6376e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3273.703 ; gain = 44.262 ; free physical = 6965 ; free virtual = 17238
Phase 3 Initial Routing | Checksum: dfb91e97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.719 ; gain = 80.277 ; free physical = 6970 ; free virtual = 17243
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+========================+================================================+
| Launch Clock        | Capture Clock          | Pin                                            |
+=====================+========================+================================================+
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mine/u_detect_index/flag_reg/D |
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mine/u_detect_index/bomb_reg/D |
+---------------------+------------------------+------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.358| TNS=-783.017| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17046cf21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3368.719 ; gain = 139.277 ; free physical = 6953 ; free virtual = 17226

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.021| TNS=-766.987| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21a931f11

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214
Phase 4 Rip-up And Reroute | Checksum: 21a931f11

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 229bfc5fd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6943 ; free virtual = 17216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.358| TNS=-776.144| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a79fd679

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a79fd679

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214
Phase 5 Delay and Skew Optimization | Checksum: 1a79fd679

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f2eefe86

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.358| TNS=-739.882| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1caf2f059

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214
Phase 6 Post Hold Fix | Checksum: 1caf2f059

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.11584 %
  Global Horizontal Routing Utilization  = 1.3083 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f8693b8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6941 ; free virtual = 17214

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f8693b8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3384.719 ; gain = 155.277 ; free physical = 6939 ; free virtual = 17213

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 739910b4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3432.738 ; gain = 203.297 ; free physical = 6926 ; free virtual = 17199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-21.358| TNS=-739.882| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 739910b4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 3432.738 ; gain = 203.297 ; free physical = 6937 ; free virtual = 17210
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 3432.738 ; gain = 203.297 ; free physical = 6993 ; free virtual = 17266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
271 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 3432.738 ; gain = 203.297 ; free physical = 6994 ; free virtual = 17267
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3432.738 ; gain = 0.000 ; free physical = 6982 ; free virtual = 17264
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
283 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos output u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos output u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3649.305 ; gain = 181.555 ; free physical = 6933 ; free virtual = 17228
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 17:34:36 2023...
[Tue Aug 15 17:34:41 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2716.805 ; gain = 0.000 ; free physical = 8488 ; free virtual = 18769
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 17:34:41 2023...
