// Seed: 606664907
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2
);
  module_2 modCall_1 ();
  assign id_4 = -1;
endmodule
module module_1 (
    input uwire id_0,
    id_2
);
  always_latch while (1) id_2 = id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  wire id_4 = id_4, id_5;
endmodule
module module_2 ();
  function id_1(input id_2, input logic [7:0] id_3);
    begin : LABEL_0
      if (-1'd0) id_2 = id_3[-1];
    end
    assign id_1 = -1;
  endfunction
  wire id_4;
endmodule
