// Seed: 1787168471
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    output tri1 id_4
);
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wor id_10
);
  assign id_3 = 1;
  or (id_7, id_8, id_4, id_2, id_5, id_0, id_6, id_10, id_1);
  module_0(
      id_2, id_2, id_1, id_9, id_7
  );
endmodule
