The necessary blocks for testing the ABRO module are:
1. ABRO module: The module to be tested.
2. Testbench module: A module that instantiates the ABRO module and provides stimulus inputs and verifies the outputs.
3. Clock generator: A module that generates a clock signal for the testbench.
4. Reset generator: A module that generates an active-low reset signal for the testbench.

Important edge cases to test in the testbench:
1. Test the initial state where both A and B are not entered.
2. Test the case where A is entered before B.
3. Test the case where B is entered before A.
4. Test the case where both A and B are entered simultaneously.
5. Test the case where the active-low reset signal is triggered.

Now, let's proceed with the content of the testbench module.

**testbench.v**
```verilog
module testbench;
  
  // Parameters
  parameter CLK_PERIOD = 10; // Clock period in ns
  
  // Signals
  reg clk;
  reg reset;
  reg A;
  reg B;
  wire O;
  wire [1:0] state;
  
  // Instantiate ABRO module
  ABRO abro (
    .clk(clk),
    .reset(reset),
    .A(A),
    .B(B),
    .O(O),
    .state(state)
  );
  
  // Clock generator
  always #((CLK_PERIOD)/2) clk = ~clk;
  
  // Reset generator
  initial begin
    reset = 1;
    #((CLK_PERIOD)*2) reset = 0;
  end
  
  // Test cases
  initial begin
    // Case 1: Initial state (A and B not entered)
    A = 0;
    B = 0;
    #((CLK_PERIOD)*5);
    $display("Case 1: A=0, B=0, O=%b, state=%b", O, state);
    
    // Case 2: A entered before B
    A = 1;
    B = 0;
    #((CLK_PERIOD)*5);
    $display("Case 2: A=1, B=0, O=%b, state=%b", O, state);
    
    // Case 3: B entered before A
    A = 0;
    B = 1;
    #((CLK_PERIOD)*5);
    $display("Case 3: A=0, B=1, O=%b, state=%b", O, state);
    
    // Case 4: A and B entered simultaneously
    A = 1;
    B = 1;
    #((CLK_PERIOD)*5);
    $display("Case 4: A=1, B=1, O=%b, state=%b", O, state);
    
    // Case 5: Active-low reset triggered
    reset = 1;
    #((CLK_PERIOD)*5);
    $display("Case 5: Reset triggered, O=%b, state=%b", O, state);
    
    $finish;
  end
  
endmodule
```

This testbench module tests five cases:
1. Initial state where both A and B are not entered.
2. A entered before B.
3. B entered before A.
4. A and B entered simultaneously.
5. Active-low reset triggered.

The testbench module instantiates the ABRO module and provides stimulus inputs (A, B, reset) while monitoring the outputs (O, state). It generates a clock signal and an active-low reset signal using clock generator and reset generator modules respectively. The test cases are executed using initial blocks, and the outputs are displayed using $display statements. The simulation is terminated using $finish statement.

Please note that the code provided is a basic testbench and may require additional modifications based on the specific requirements of the ABRO module and the simulation environment.