// Generated by CIRCT 42e53322a
module barrel_shifter_16(	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:2:3
  input  [15:0] num,	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:2:35
  input  [3:0]  amt,	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:2:50
  input         LR,	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:2:64
  output [15:0] real_out	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:2:78
);

  wire [15:0] _GEN = amt[0] ? {num[0], num[15:1]} : num;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10
  wire [15:0] _GEN_0 = amt[1] ? {_GEN[1:0], _GEN[15:2]} : _GEN;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :11:10, :12:10
  wire [15:0] _GEN_1 = amt[2] ? {_GEN_0[3:0], _GEN_0[15:4]} : _GEN_0;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:12:10, :13:11, :14:11, :15:11, :16:11, :17:11
  wire [15:0] _GEN_2 = amt[0] ? {num[14:0], num[15]} : num;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:3:10, :23:11, :24:11, :25:11, :26:11
  wire [15:0] _GEN_3 = amt[1] ? {_GEN_2[13:0], _GEN_2[15:14]} : _GEN_2;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:8:10, :26:11, :27:11, :28:11, :29:11, :30:11
  wire [15:0] _GEN_4 = amt[2] ? {_GEN_3[11:0], _GEN_3[15:12]} : _GEN_3;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:13:11, :30:11, :31:11, :32:11, :33:11, :34:11
  assign real_out =
    LR
      ? (amt[3] ? {_GEN_4[7:0], _GEN_4[15:8]} : _GEN_4)
      : amt[3] ? {_GEN_1[7:0], _GEN_1[15:8]} : _GEN_1;	// /tmp/tmp.SWsGeasAgK/6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.cleaned.mlir:17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:5
endmodule

