<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L1_out'" level="0">
<item name = "Date">Sat Sep 14 23:31:26 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.272 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1697, 1697, 8.485 us, 8.485 us, 1697, 1697, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1696, 1696, 106, -, -, 16, no</column>
<column name=" + Loop 1.1">64, 64, 2, 1, 1, 64, yes</column>
<column name=" + Loop 1.2">38, 38, 19, -, -, 2, no</column>
<column name="  ++ Loop 1.2.1">16, 16, 2, 1, 1, 16, yes</column>
<column name="  ++ Loop 1.2.2">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 174, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 305, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_V_U">C_drain_IO_L1_out_boundary_wrapper135_local_C_V, 4, 0, 0, 0, 16, 128, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_539_p2">+, 0, 0, 6, 6, 6</column>
<column name="add_ln849_fu_321_p2">+, 0, 0, 7, 7, 1</column>
<column name="add_ln885_fu_489_p2">+, 0, 0, 6, 5, 1</column>
<column name="add_ln899_fu_477_p2">+, 0, 0, 6, 5, 1</column>
<column name="add_ln953_fu_309_p2">+, 0, 0, 6, 5, 1</column>
<column name="c4_V_fu_459_p2">+, 0, 0, 3, 2, 1</column>
<column name="c5_V_fu_495_p2">+, 0, 0, 6, 4, 1</column>
<column name="c6_V_1_fu_550_p2">+, 0, 0, 3, 2, 1</column>
<column name="c6_V_fu_327_p2">+, 0, 0, 6, 1, 4</column>
<column name="c7_V_fu_380_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln849_fu_315_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln851_fu_333_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln879_fu_465_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln882_fu_453_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln885_fu_483_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln887_fu_501_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln899_fu_471_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln953_fu_303_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_state8_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1371_3_fu_347_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln1371_fu_339_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln544_4_fu_515_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln544_fu_507_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_044_0_i_phi_fu_285_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_p_062_0_i_phi_fu_178_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_v1_V_phi_fu_199_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_v2_V_13_phi_fu_225_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_v2_V_14_phi_fu_212_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_v2_V_phi_fu_238_p8">15, 3, 32, 96</column>
<column name="fifo_C_drain_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_local_in_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_out_V_V_din">15, 3, 128, 384</column>
<column name="indvar_flatten13_reg_259">9, 2, 5, 10</column>
<column name="indvar_flatten20_reg_152">9, 2, 5, 10</column>
<column name="indvar_flatten6_reg_270">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_163">9, 2, 7, 14</column>
<column name="local_C_V_address0">15, 3, 4, 12</column>
<column name="p_044_0_i_reg_281">9, 2, 4, 8</column>
<column name="p_062_0_i_reg_174">9, 2, 4, 8</column>
<column name="p_068_0_i_reg_292">9, 2, 2, 4</column>
<column name="p_075_0_i_reg_248">9, 2, 2, 4</column>
<column name="p_076_0_i_reg_185">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln953_reg_560">5, 0, 5, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="c4_V_reg_598">2, 0, 2, 0</column>
<column name="icmp_ln849_reg_565">1, 0, 1, 0</column>
<column name="icmp_ln885_reg_616">1, 0, 1, 0</column>
<column name="icmp_ln899_reg_607">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_259">5, 0, 5, 0</column>
<column name="indvar_flatten20_reg_152">5, 0, 5, 0</column>
<column name="indvar_flatten6_reg_270">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_163">7, 0, 7, 0</column>
<column name="local_C_V_addr_reg_583">4, 0, 4, 0</column>
<column name="p_044_0_i_reg_281">4, 0, 4, 0</column>
<column name="p_062_0_i_reg_174">4, 0, 4, 0</column>
<column name="p_068_0_i_reg_292">2, 0, 2, 0</column>
<column name="p_075_0_i_reg_248">2, 0, 2, 0</column>
<column name="p_076_0_i_reg_185">4, 0, 4, 0</column>
<column name="select_ln1371_3_reg_574">4, 0, 4, 0</column>
<column name="select_ln544_4_reg_625">4, 0, 4, 0</column>
<column name="trunc_ln1371_reg_579">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="fifo_C_drain_in_V_V_dout">in, 128, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_din">out, 128, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_full_n">in, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_write">out, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_dout">in, 32, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
<column name="fifo_C_drain_local_in_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
<column name="fifo_C_drain_local_in_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
</table>
</item>
</section>
</profile>
