INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/ip/Ram/Ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/ip/Rom_1/Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-311] analyzing module Rom_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module Rom_dist_mem_gen_v8_0_12_rom
INFO: [VRFC 10-311] analyzing module Rom_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/branch_prediction_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designed_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/mycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.sim/sim_1/behav/xsim/glbl.v:6]
