Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Assigned Driver vga_control 1.00.a for instance vga_control_0

WARNING:EDK:2137 - Peripheral vga_control_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

vga_control_0 has been added to the project

WARNING:EDK:2137 - Peripheral vga_control_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

WARNING:EDK:2137 - Peripheral fd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

fd has been deleted from the project

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Assigned Driver vga_control 1.00.a for instance vga_control_0

WARNING:EDK:2137 - Peripheral vga_control_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

vga_control_0 has been added to the project

WARNING:EDK:2137 - Peripheral vga_control_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Make instance vga_control_0 port VGA_R external with net as port name

Instance vga_control_0 port VGA_R connector undefined, using vga_control_0_VGA_R

Make instance vga_control_0 port VGA_G external with net as port name

Instance vga_control_0 port VGA_G connector undefined, using vga_control_0_VGA_G

Make instance vga_control_0 port VGA_B external with net as port name

Instance vga_control_0 port VGA_B connector undefined, using vga_control_0_VGA_B

Make instance vga_control_0 port VGA_HSYNC external with net as port name

Instance vga_control_0 port VGA_HSYNC connector undefined, using vga_control_0_VGA_HSYNC

Make instance vga_control_0 port VGA_VSYNC external with net as port name

Instance vga_control_0 port VGA_VSYNC connector undefined, using vga_control_0_VGA_VSYNC

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sat Dec 12 19:04:58 2009
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 6.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs line 54 - Running XST
synthesis
INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line 129 - Running XST
synthesis
INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143 - Running XST
synthesis
INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156 - Running XST
synthesis
INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169 - Running XST
synthesis
INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 - Running XST
synthesis
INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\Projects\EDK_Trial_3\system.mhs line 234 -
Running XST synthesis
INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - C:\Projects\EDK_Trial_3\system.mhs line 272 -
Running XST synthesis
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:rs232_dte_wrapper INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dte_wrapper.ngc
../rs232_dte_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dte_wrapper/rs232_dte_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dte_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dte_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dce_wrapper INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dce_wrapper.ngc
../rs232_dce_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dce_wrapper/rs232_dce_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dce_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dce_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Projects\EDK_Trial_3\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ng
c" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 593.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.


Done!

At Local date and time: Sat Dec 12 19:16:04 2009
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Projects/EDK_Trial_3/implementation 

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_R<3> LOC = C8 |>
   [system.ucf(78)]: NET "vga_control_0_VGA_R<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_R<3> LOC = C8 |> [system.ucf(78)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(78)]: NET "vga_control_0_VGA_R<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(78)]: NET
   "vga_control_0_VGA_R<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(78)]: NET
   "vga_control_0_VGA_R<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_R<2> LOC = B8 |>
   [system.ucf(79)]: NET "vga_control_0_VGA_R<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_R<2> LOC = B8 |> [system.ucf(79)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(79)]: NET "vga_control_0_VGA_R<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(79)]: NET
   "vga_control_0_VGA_R<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(79)]: NET
   "vga_control_0_VGA_R<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_R<1> LOC = B3 |>
   [system.ucf(80)]: NET "vga_control_0_VGA_R<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_R<1> LOC = B3 |> [system.ucf(80)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(80)]: NET "vga_control_0_VGA_R<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(80)]: NET
   "vga_control_0_VGA_R<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(80)]: NET
   "vga_control_0_VGA_R<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_R<0> LOC = A3 |>
   [system.ucf(81)]: NET "vga_control_0_VGA_R<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_R<0> LOC = A3 |> [system.ucf(81)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(81)]: NET "vga_control_0_VGA_R<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(81)]: NET
   "vga_control_0_VGA_R<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(81)]: NET
   "vga_control_0_VGA_R<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_G<3> LOC = D6 |>
   [system.ucf(82)]: NET "vga_control_0_VGA_G<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_G<3> LOC = D6 |> [system.ucf(82)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(82)]: NET "vga_control_0_VGA_G<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(82)]: NET
   "vga_control_0_VGA_G<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(82)]: NET
   "vga_control_0_VGA_G<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_G<2> LOC = C6 |>
   [system.ucf(83)]: NET "vga_control_0_VGA_G<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_G<2> LOC = C6 |> [system.ucf(83)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(83)]: NET "vga_control_0_VGA_G<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(83)]: NET
   "vga_control_0_VGA_G<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(83)]: NET
   "vga_control_0_VGA_G<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_G<1> LOC = D5 |>
   [system.ucf(84)]: NET "vga_control_0_VGA_G<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_G<1> LOC = D5 |> [system.ucf(84)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(84)]: NET "vga_control_0_VGA_G<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(84)]: NET
   "vga_control_0_VGA_G<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(84)]: NET
   "vga_control_0_VGA_G<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_G<0> LOC = C5 |>
   [system.ucf(85)]: NET "vga_control_0_VGA_G<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_G<0> LOC = C5 |> [system.ucf(85)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(85)]: NET "vga_control_0_VGA_G<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(85)]: NET
   "vga_control_0_VGA_G<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(85)]: NET
   "vga_control_0_VGA_G<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_B<3> LOC = C9 |>
   [system.ucf(86)]: NET "vga_control_0_VGA_B<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_B<3> LOC = C9 |> [system.ucf(86)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(86)]: NET "vga_control_0_VGA_B<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(86)]: NET
   "vga_control_0_VGA_B<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(86)]: NET
   "vga_control_0_VGA_B<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_B<2> LOC = B9 |>
   [system.ucf(87)]: NET "vga_control_0_VGA_B<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_B<2> LOC = B9 |> [system.ucf(87)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(87)]: NET "vga_control_0_VGA_B<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(87)]: NET
   "vga_control_0_VGA_B<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(87)]: NET
   "vga_control_0_VGA_B<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_B<1> LOC = D7 |>
   [system.ucf(88)]: NET "vga_control_0_VGA_B<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_B<1> LOC = D7 |> [system.ucf(88)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(88)]: NET "vga_control_0_VGA_B<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(88)]: NET
   "vga_control_0_VGA_B<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(88)]: NET
   "vga_control_0_VGA_B<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_B<0> LOC = C7 |>
   [system.ucf(89)]: NET "vga_control_0_VGA_B<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_B<0> LOC = C7 |> [system.ucf(89)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(89)]: NET "vga_control_0_VGA_B<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(89)]: NET
   "vga_control_0_VGA_B<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(89)]: NET
   "vga_control_0_VGA_B<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_HSYNC LOC = C11 |>
   [system.ucf(90)]: NET "vga_control_0_VGA_HSYNC" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_HSYNC LOC = C11 |> [system.ucf(90)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(90)]: NET "vga_control_0_VGA_HSYNC" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(90)]: NET
   "vga_control_0_VGA_HSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(90)]: NET
   "vga_control_0_VGA_HSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET vga_control_0_VGA_VSYNC LOC = B11 |>
   [system.ucf(91)]: NET "vga_control_0_VGA_VSYNC" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET vga_control_0_VGA_VSYNC LOC = B11 |> [system.ucf(91)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(91)]: NET "vga_control_0_VGA_VSYNC" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 8 |> [system.ucf(91)]: NET
   "vga_control_0_VGA_VSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <SLEW = FAST ;> [system.ucf(91)]: NET
   "vga_control_0_VGA_VSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    56
  Number of warnings:  73

Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   23 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Sat Dec 12 19:26:23 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:vga_control_0_VGA_R_pin
   CONNECTOR:vga_control_0_VGA_R_pin - C:\Projects\EDK_Trial_3\system.mhs line
   47 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_G_pin
   CONNECTOR:vga_control_0_VGA_G_pin - C:\Projects\EDK_Trial_3\system.mhs line
   48 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_B_pin
   CONNECTOR:vga_control_0_VGA_B_pin - C:\Projects\EDK_Trial_3\system.mhs line
   49 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_HSYNC_pin
   CONNECTOR:vga_control_0_VGA_HSYNC_pin - C:\Projects\EDK_Trial_3\system.mhs
   line 50 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_VSYNC_pin
   CONNECTOR:vga_control_0_VGA_VSYNC_pin - C:\Projects\EDK_Trial_3\system.mhs
   line 51 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:VGA_R CONNECTOR:vga_control_0_VGA_R -
   C:\Projects\EDK_Trial_3\system.mhs line 290 - floating connection!
WARNING:EDK:2099 - PORT:VGA_G CONNECTOR:vga_control_0_VGA_G -
   C:\Projects\EDK_Trial_3\system.mhs line 291 - floating connection!
WARNING:EDK:2099 - PORT:VGA_B CONNECTOR:vga_control_0_VGA_B -
   C:\Projects\EDK_Trial_3\system.mhs line 293 - floating connection!
WARNING:EDK:2099 - PORT:VGA_HSYNC CONNECTOR:vga_control_0_VGA_HSYNC -
   C:\Projects\EDK_Trial_3\system.mhs line 294 - floating connection!
WARNING:EDK:2099 - PORT:VGA_VSYNC CONNECTOR:vga_control_0_VGA_VSYNC -
   C:\Projects\EDK_Trial_3\system.mhs line 295 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 13.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   vga_control_0/vga_control_0/USER_LOGIC_I/VGA_HSYNC has no load.
WARNING:LIT:243 - Logical network
   vga_control_0/vga_control_0/USER_LOGIC_I/VGA_VSYNC has no load.
WARNING:LIT:243 - Logical network vga_control_0/VGA_R<0> has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 55 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:deda655e) REAL time: 1 mins 2 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:deda655e) REAL time: 1 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f33d0eee) REAL time: 1 mins 2 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:4c821ce8) REAL time: 1 mins 6 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4c821ce8) REAL time: 1 mins 6 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:4c821ce8) REAL time: 1 mins 6 secs 

Phase 7.8  Global Placement
..........
.........
.......
..
...............................................
....
...............
.....................................
................
..............
..
.......................
......................
Phase 7.8  Global Placement (Checksum:7e2ab212) REAL time: 1 mins 32 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7e2ab212) REAL time: 1 mins 32 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:5499f5be) REAL time: 1 mins 52 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5499f5be) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 8 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  584
Logic Utilization:
  Number of Slice Flip Flops:         3,173 out of  11,776   26%
  Number of 4 input LUTs:             3,173 out of  11,776   26%
Logic Distribution:
  Number of occupied Slices:          2,999 out of   5,888   50%
    Number of Slices containing only related logic:   2,999 out of   2,999 100%
    Number of Slices containing unrelated logic:          0 out of   2,999   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,365 out of  11,776   28%
    Number used as logic:             2,683
    Number used as a route-thru:        192
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      38
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     6 out of      24   25%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.14

Peak Memory Usage:  276 MB
Total REAL time to MAP completion:  1 mins 58 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 24     25%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       2999 out of 5888   50%
      Number of SLICEMs                    288 out of 2944    9%

   Number of LOCed Slices                   65 out of 2999    2%
      Number of LOCed SLICEMs               43 out of 288    14%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 20288 unrouted;      REAL time: 12 secs 

Phase  2  : 16999 unrouted;      REAL time: 13 secs 

Phase  3  : 4926 unrouted;      REAL time: 17 secs 

Phase  4  : 4929 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1664 |  0.244     |  1.221      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  666 |  0.259     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  148 |  0.113     |  1.091      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  180 |  0.163     |  1.142      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.018     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   30 |  0.443     |  2.639      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489
      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.027     |  2.679      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.121ns|     7.758ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.578ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.784ns|     6.954ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.656ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.333ns|     1.674ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.554ns|     1.453ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.634ns|     1.373ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.733ns|     1.274ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.799ns|     1.208ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.875ns|    14.125ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.619ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     4.885ns|     3.115ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.167ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.192ns|     2.198ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.216ns|     2.174ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.392ns|     1.998ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.396ns|     1.994ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.505ns|     1.885ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.654ns|     1.736ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.696ns|     1.694ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.785ns|     1.605ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.809ns|     1.581ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.911ns|     1.479ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.948ns|     1.442ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.196ns|     1.804ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.935ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.007ns|     1.383ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.011ns|     1.379ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.043ns|     1.347ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.070ns|     1.320ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.178ns|     1.212ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.395ns|            0|            0|            3|       158250|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.758ns|            0|            0|            3|       158247|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.758ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      6.954ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.125ns|          N/A|            0|            0|       152622|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  237 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 158253 paths, 52 nets, and 18362 connections

Design statistics:
   Minimum period:  14.125ns (Maximum frequency:  70.796MHz)
   Maximum net delay:   2.198ns


Analysis completed Sat Dec 12 19:31:25 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 19:31:31 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sat Dec 12 20:20:40 2009
 make -f system.make exporttosdk started...

mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -xml SDK/SDK_Export/hw/system.xml 
Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:2098 - PORT:vga_control_0_VGA_R_pin
   CONNECTOR:vga_control_0_VGA_R_pin - C:\Projects\EDK_Trial_3\system.mhs line
   47 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_G_pin
   CONNECTOR:vga_control_0_VGA_G_pin - C:\Projects\EDK_Trial_3\system.mhs line
   48 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_B_pin
   CONNECTOR:vga_control_0_VGA_B_pin - C:\Projects\EDK_Trial_3\system.mhs line
   49 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_HSYNC_pin
   CONNECTOR:vga_control_0_VGA_HSYNC_pin - C:\Projects\EDK_Trial_3\system.mhs
   line 50 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:vga_control_0_VGA_VSYNC_pin
   CONNECTOR:vga_control_0_VGA_VSYNC_pin - C:\Projects\EDK_Trial_3\system.mhs
   line 51 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:VGA_R CONNECTOR:vga_control_0_VGA_R -
   C:\Projects\EDK_Trial_3\system.mhs line 290 - floating connection!
WARNING:EDK:2099 - PORT:VGA_G CONNECTOR:vga_control_0_VGA_G -
   C:\Projects\EDK_Trial_3\system.mhs line 291 - floating connection!
WARNING:EDK:2099 - PORT:VGA_B CONNECTOR:vga_control_0_VGA_B -
   C:\Projects\EDK_Trial_3\system.mhs line 293 - floating connection!
WARNING:EDK:2099 - PORT:VGA_HSYNC CONNECTOR:vga_control_0_VGA_HSYNC -
   C:\Projects\EDK_Trial_3\system.mhs line 294 - floating connection!
WARNING:EDK:2099 - PORT:VGA_VSYNC CONNECTOR:vga_control_0_VGA_VSYNC -
   C:\Projects\EDK_Trial_3\system.mhs line 295 - floating connection!


Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 11.3 - xdsgen EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Generated Block Diagram SVG
Rendering --- microblaze_0.jpg
Rendering --- mb_plb.jpg
Rendering --- ilmb.jpg
Rendering --- dlmb.jpg
Rendering --- dlmb_cntlr.jpg
Rendering --- ilmb_cntlr.jpg
Rendering --- lmb_bram.jpg
Rendering --- RS232_DTE.jpg
Rendering --- RS232_DCE.jpg
Rendering --- LEDs_8Bit.jpg
Rendering --- DIPs_4Bit.jpg
Rendering --- BTNs_4Bit.jpg
Rendering --- DDR2_SDRAM.jpg
Rendering --- SPI_FLASH.jpg
Rendering --- clock_generator_0.jpg
Rendering --- mdm_0.jpg
Rendering --- proc_sys_reset_0.jpg
Rendering --- vga_control_0.jpg
Rendering --- system_blkd.jpg
Report generated.
Report generation completed.
 --- Writing Frame: TOCTREE
 --- Writing Frame: MAIN
 ---- Writing Overview 
 ---- Writing Overview Resources 
 ----  Found 1 Processors 
 ----  Found 3 Busses 
 ----  Found 0 Bridges 
 ----  Found 1 Memorys 
 ----  Found 3 Memory Controllers 
 ----  Found 9 Other Modules
 ---- Writing Overview Specifics 
 ---- Writing External Ports 
 ---- Writing Processors
 ---- Writing Debuggers
 ---- Writing Busses
 ---- Writing Memorys
 ---- Writing Memory Controllers
 ---- Writing Peripherals
 ---- Writing IPS
 ---- Writing Timing Information
 --- Writing Frame: NOFRAMES
 ---- Writing Overview 
 ---- Writing Overview Resources 
 ----  Found 1 Processors 
 ----  Found 3 Busses 
 ----  Found 0 Bridges 
 ----  Found 1 Memorys 
 ----  Found 3 Memory Controllers 
 ----  Found 9 Other Modules
 ---- Writing Overview Specifics 
 ---- Writing External Ports 
 ---- Writing Processors
 ---- Writing Debuggers
 ---- Writing Busses
 ---- Writing Memorys
 ---- Writing Memory Controllers
 ---- Writing Peripherals
 ---- Writing IPS
 ---- Writing Timing Information
 --- Writing Frame: INDEX



Done!

At Local date and time: Sat Dec 12 20:21:58 2009
 xps_sdk.bat -workspace C:\Projects\EDK_Trial_3\SDK\SDK_Workspace\ -hwspec C:\Projects\EDK_Trial_3\SDK\SDK_Export\hw\system.xml & started...

 


Done!

At Local date and time: Sat Dec 12 20:33:52 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 15.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 56 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f9b249f) REAL time: 1 mins 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1f9b249f) REAL time: 1 mins 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a7fd846f) REAL time: 1 mins 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:42c6487c) REAL time: 1 mins 7 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42c6487c) REAL time: 1 mins 7 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:42c6487c) REAL time: 1 mins 7 secs 

Phase 7.8  Global Placement
....
..........
.........
....
........................
...................
.....
...............................
........
................
................
.
.............................
.............
........
Phase 7.8  Global Placement (Checksum:2890c333) REAL time: 1 mins 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2890c333) REAL time: 1 mins 34 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:124f64b) REAL time: 1 mins 54 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:124f64b) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 8 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,236 out of  11,776   27%
  Number of 4 input LUTs:             3,244 out of  11,776   27%
Logic Distribution:
  Number of occupied Slices:          3,072 out of   5,888   52%
    Number of Slices containing only related logic:   3,072 out of   3,072 100%
    Number of Slices containing unrelated logic:          0 out of   3,072   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,500 out of  11,776   29%
    Number used as logic:             2,754
    Number used as a route-thru:        256
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.15

Peak Memory Usage:  277 MB
Total REAL time to MAP completion:  2 mins 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3072 out of 5888   52%
      Number of SLICEMs                    287 out of 2944    9%

   Number of LOCed Slices                   65 out of 3072    2%
      Number of LOCed SLICEMs               43 out of 287    14%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 20754 unrouted;      REAL time: 12 secs 

Phase  2  : 17418 unrouted;      REAL time: 13 secs 

Phase  3  : 5128 unrouted;      REAL time: 17 secs 

Phase  4  : 5132 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1679 |  0.230     |  1.206      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.165     |  1.149      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  648 |  0.221     |  1.203      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  153 |  0.083     |  1.061      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.013     |  1.044      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.050     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  0.508     |  2.695      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.451     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.201ns|     7.598ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.605ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.756ns|     2.251ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.226ns|     5.548ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.935ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.479ns|    14.521ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.637ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.499ns|     1.508ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.837ns|     1.170ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.873ns|     1.134ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.893ns|     1.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.288ns|     2.712ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.040ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.276ns|     2.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.513ns|     1.877ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.547ns|     1.843ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.552ns|     1.838ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.561ns|     1.829ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.644ns|     1.746ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.680ns|     1.710ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.688ns|     1.702ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.722ns|     1.668ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.896ns|     1.494ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.916ns|     1.474ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.542ns|     2.458ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.991ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.032ns|     1.358ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.043ns|     1.347ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.048ns|     1.342ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.109ns|     1.281ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.227ns|     1.163ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.995ns|            0|            0|            4|       158240|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.598ns|            0|            0|            3|       158237|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.598ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      5.548ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.521ns|          N/A|            0|            0|       152612|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  237 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 158244 paths, 52 nets, and 18352 connections

Design statistics:
   Minimum period:  14.521ns (Maximum frequency:  68.866MHz)
   Maximum net delay:   2.251ns


Analysis completed Sat Dec 12 20:39:23 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 20:39:29 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sat Dec 12 20:47:18 2009
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:clk_50mhz CONNECTOR:sys_clk_pin -
   C:\Projects\EDK_Trial_3\system.mhs line 289 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:vga_control_0 PORT:clk_50mhz -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - port is driven by a sourceless
   connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2



Done!

At Local date and time: Sat Dec 12 20:48:07 2009
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 14.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.


Done!

At Local date and time: Sat Dec 12 20:49:46 2009
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f9b249f) REAL time: 42 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1f9b249f) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a7fd846f) REAL time: 42 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:42c6487c) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42c6487c) REAL time: 46 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:42c6487c) REAL time: 46 secs 

Phase 7.8  Global Placement
.........
.........
........
.
...........................................
.....
..........
.............................
................
........
........
........................
......
.....................
Phase 7.8  Global Placement (Checksum:2890c333) REAL time: 1 mins 12 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2890c333) REAL time: 1 mins 12 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:124f64b) REAL time: 1 mins 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:124f64b) REAL time: 1 mins 32 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 8 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,236 out of  11,776   27%
  Number of 4 input LUTs:             3,244 out of  11,776   27%
Logic Distribution:
  Number of occupied Slices:          3,072 out of   5,888   52%
    Number of Slices containing only related logic:   3,072 out of   3,072 100%
    Number of Slices containing unrelated logic:          0 out of   3,072   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,500 out of  11,776   29%
    Number used as logic:             2,754
    Number used as a route-thru:        256
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.15

Peak Memory Usage:  277 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3072 out of 5888   52%
      Number of SLICEMs                    287 out of 2944    9%

   Number of LOCed Slices                   65 out of 3072    2%
      Number of LOCed SLICEMs               43 out of 287    14%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 20754 unrouted;      REAL time: 11 secs 

Phase  2  : 17418 unrouted;      REAL time: 13 secs 

Phase  3  : 5128 unrouted;      REAL time: 17 secs 

Phase  4  : 5132 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1679 |  0.230     |  1.206      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.165     |  1.149      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  648 |  0.221     |  1.203      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  153 |  0.083     |  1.061      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.013     |  1.044      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.050     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  0.508     |  2.695      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.451     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.201ns|     7.598ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.605ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.756ns|     2.251ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.226ns|     5.548ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.935ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.479ns|    14.521ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.637ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.499ns|     1.508ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.837ns|     1.170ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.873ns|     1.134ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.893ns|     1.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.288ns|     2.712ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.040ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.276ns|     2.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.513ns|     1.877ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.547ns|     1.843ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.552ns|     1.838ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.561ns|     1.829ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.644ns|     1.746ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.680ns|     1.710ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.688ns|     1.702ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.722ns|     1.668ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.896ns|     1.494ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.916ns|     1.474ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.542ns|     2.458ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.991ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.032ns|     1.358ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.043ns|     1.347ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.048ns|     1.342ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.109ns|     1.281ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.227ns|     1.163ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.995ns|            0|            0|            4|       158240|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.598ns|            0|            0|            3|       158237|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.598ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      5.548ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.521ns|          N/A|            0|            0|       152612|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  237 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 158244 paths, 52 nets, and 18352 connections

Design statistics:
   Minimum period:  14.521ns (Maximum frequency:  68.866MHz)
   Maximum net delay:   2.251ns


Analysis completed Sat Dec 12 20:53:11 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 20:53:16 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sat Dec 12 20:58:40 2009
 make -f system.make init_bram started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s700anfgg484-4  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s700anfgg484-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - BTNs_4Bit
  - DDR2_SDRAM
  - DIPs_4Bit
  - LEDs_8Bit
  - RS232_DCE
  - RS232_DTE
  - SPI_FLASH
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - vga_control_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartlite
Compiling spi
Compiling vga_control
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7582	    300	   1578	   9460	   24f4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Sat Dec 12 20:59:45 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 21:03:16 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sat Dec 12 21:11:20 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 21:11:34 2009
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Sat Dec 12 21:11:41 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 21:13:05 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 21:15:12 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sat Dec 12 21:15:20 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sat Dec 12 21:16:04 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sat Dec 12 21:16:09 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sat Dec 12 21:20:45 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sat Dec 12 21:20:50 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sat Dec 12 21:20:57 2009
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Sat Dec 12 21:21:01 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sat Dec 12 21:21:46 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sat Dec 12 21:21:56 2009
 make -f system.make bitsclean started...

rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed


Done!

At Local date and time: Sat Dec 12 21:22:00 2009
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 44 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f9b249f) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1f9b249f) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a7fd846f) REAL time: 47 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:42c6487c) REAL time: 51 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42c6487c) REAL time: 51 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:42c6487c) REAL time: 51 secs 

Phase 7.8  Global Placement
.......
..........
........
..
...........................................
.....
...
....................................
................
.
...............
........
......................
.....................
Phase 7.8  Global Placement (Checksum:2890c333) REAL time: 1 mins 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2890c333) REAL time: 1 mins 18 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:124f64b) REAL time: 1 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:124f64b) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU  time to Placer completion: 1 mins 8 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,236 out of  11,776   27%
  Number of 4 input LUTs:             3,244 out of  11,776   27%
Logic Distribution:
  Number of occupied Slices:          3,072 out of   5,888   52%
    Number of Slices containing only related logic:   3,072 out of   3,072 100%
    Number of Slices containing unrelated logic:          0 out of   3,072   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,500 out of  11,776   29%
    Number used as logic:             2,754
    Number used as a route-thru:        256
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.15

Peak Memory Usage:  277 MB
Total REAL time to MAP completion:  1 mins 43 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3072 out of 5888   52%
      Number of SLICEMs                    287 out of 2944    9%

   Number of LOCed Slices                   65 out of 3072    2%
      Number of LOCed SLICEMs               43 out of 287    14%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 20754 unrouted;      REAL time: 13 secs 

Phase  2  : 17418 unrouted;      REAL time: 14 secs 

Phase  3  : 5128 unrouted;      REAL time: 18 secs 

Phase  4  : 5132 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1679 |  0.230     |  1.206      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.165     |  1.149      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  648 |  0.221     |  1.203      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  153 |  0.083     |  1.061      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.013     |  1.044      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.050     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  0.508     |  2.695      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.451     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.201ns|     7.598ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.605ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.756ns|     2.251ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.226ns|     5.548ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.935ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.479ns|    14.521ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.637ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.499ns|     1.508ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.837ns|     1.170ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.873ns|     1.134ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.893ns|     1.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.288ns|     2.712ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.040ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.276ns|     2.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.513ns|     1.877ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.547ns|     1.843ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.552ns|     1.838ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.561ns|     1.829ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.644ns|     1.746ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.680ns|     1.710ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.688ns|     1.702ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.722ns|     1.668ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.896ns|     1.494ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.916ns|     1.474ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.542ns|     2.458ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.991ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.032ns|     1.358ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.043ns|     1.347ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.048ns|     1.342ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.109ns|     1.281ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.227ns|     1.163ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.995ns|            0|            0|            4|       158240|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.598ns|            0|            0|            3|       158237|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.598ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      5.548ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.521ns|          N/A|            0|            0|       152612|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  237 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 158244 paths, 52 nets, and 18352 connections

Design statistics:
   Minimum period:  14.521ns (Maximum frequency:  68.866MHz)
   Maximum net delay:   2.251ns


Analysis completed Sat Dec 12 21:25:39 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 21:25:45 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sat Dec 12 21:26:14 2009
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 21:26:59 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sat Dec 12 21:27:02 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sat Dec 12 22:41:14 2009
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Dec 12 22:41:42 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs line 54 - Running XST
synthesis
INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line 129 - Running XST
synthesis
INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143 - Running XST
synthesis
INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156 - Running XST
synthesis
INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169 - Running XST
synthesis
INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 - Running XST
synthesis
INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\Projects\EDK_Trial_3\system.mhs line 234 -
Running XST synthesis
INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - C:\Projects\EDK_Trial_3\system.mhs line 272 -
Running XST synthesis
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:rs232_dte_wrapper INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dte_wrapper.ngc
../rs232_dte_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dte_wrapper/rs232_dte_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dte_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dte_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dce_wrapper INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dce_wrapper.ngc
../rs232_dce_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dce_wrapper/rs232_dce_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dce_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dce_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Projects\EDK_Trial_3\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ng
c" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 419.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Projects/EDK_Trial_3/implementation 

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 56 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15b97c97) REAL time: 1 mins 2 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:15b97c97) REAL time: 1 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:193f0b47) REAL time: 1 mins 2 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:bd44de12) REAL time: 1 mins 6 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bd44de12) REAL time: 1 mins 6 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bd44de12) REAL time: 1 mins 6 secs 

Phase 7.8  Global Placement
.....
...........
..........
..................................
....
................
.......................
.
......................
................
.......................
..............
Phase 7.8  Global Placement (Checksum:98257501) REAL time: 1 mins 31 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:98257501) REAL time: 1 mins 31 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:81a8cf86) REAL time: 1 mins 51 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:81a8cf86) REAL time: 1 mins 52 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,262 out of  11,776   27%
  Number of 4 input LUTs:             3,265 out of  11,776   27%
Logic Distribution:
  Number of occupied Slices:          3,146 out of   5,888   53%
    Number of Slices containing only related logic:   3,146 out of   3,146 100%
    Number of Slices containing unrelated logic:          0 out of   3,146   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,521 out of  11,776   29%
    Number used as logic:             2,775
    Number used as a route-thru:        256
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.14

Peak Memory Usage:  278 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3146 out of 5888   53%
      Number of SLICEMs                    288 out of 2944    9%

   Number of LOCed Slices                   65 out of 3146    2%
      Number of LOCed SLICEMs               43 out of 288    14%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 21023 unrouted;      REAL time: 12 secs 

Phase  2  : 17614 unrouted;      REAL time: 13 secs 

Phase  3  : 5516 unrouted;      REAL time: 18 secs 

Phase  4  : 5531 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1720 |  0.243     |  1.219      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  185 |  0.193     |  1.169      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  673 |  0.243     |  1.224      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  149 |  0.102     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.014     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.104     |  1.130      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  1.266     |  3.568      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.881     |  2.964      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.015ns|     7.980ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.477ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.533ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.345ns|     7.540ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.876ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.226ns|     1.781ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.493ns|     1.514ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.636ns|    14.364ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.592ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.733ns|     1.274ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.828ns|     1.179ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.912ns|     1.095ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.377ns|     2.623ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.041ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.187ns|     2.203ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.423ns|     1.967ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.549ns|     1.841ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.559ns|     1.831ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.622ns|     1.768ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.700ns|     1.690ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.724ns|     1.666ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.744ns|     1.646ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.751ns|     1.639ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.839ns|     1.551ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.857ns|     1.533ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.893ns|     1.497ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.989ns|     1.401ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.639ns|     2.361ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.863ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.001ns|     1.389ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.049ns|     1.341ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.054ns|     1.336ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.950ns|            0|            0|            4|       158444|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.980ns|            0|            0|            3|       158441|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.980ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.540ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.364ns|          N/A|            0|            0|       152816|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  241 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 158448 paths, 52 nets, and 18606 connections

Design statistics:
   Minimum period:  14.364ns (Maximum frequency:  69.618MHz)
   Maximum net delay:   2.203ns


Analysis completed Sat Dec 12 22:53:39 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 22:53:44 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sat Dec 12 22:54:04 2009
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s700anfgg484-4  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s700anfgg484-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - BTNs_4Bit
  - DDR2_SDRAM
  - DIPs_4Bit
  - LEDs_8Bit
  - RS232_DCE
  - RS232_DTE
  - SPI_FLASH
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - vga_control_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartlite
Compiling spi
Compiling vga_control
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7582	    300	   1578	   9460	   24f4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	dlmb

  (0000000000-0x00003fff) ilmb_cntlr	ilmb

  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb

  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb

  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb

  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb

  (0x84000000-0x8400ffff) RS232_DTE	mb_plb

  (0x84020000-0x8402ffff) RS232_DCE	mb_plb

  (0x84400000-0x8440ffff) mdm_0	mb_plb

  (0xc3200000-0xc320ffff) vga_control_0	mb_plb

  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb

Generated Addresses Successfully

At Local date and time: Sat Dec 12 23:03:25 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 - Running XST
synthesis
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Projects\EDK_Trial_3\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ng
c" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 157.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 42 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c6b9947) REAL time: 44 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c6b9947) REAL time: 44 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:505c85d7) REAL time: 44 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3fb23cd0) REAL time: 49 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fb23cd0) REAL time: 49 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3fb23cd0) REAL time: 49 secs 

Phase 7.8  Global Placement
.
...........
........
......
........................................
..........
.................
...........
....................
.
...............
................
................
............
Phase 7.8  Global Placement (Checksum:f965072a) REAL time: 1 mins 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f965072a) REAL time: 1 mins 19 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 44 secs 

Total REAL time to Placer completion: 1 mins 45 secs 
Total CPU  time to Placer completion: 1 mins 19 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,540 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,263 out of   5,888   55%
    Number of Slices containing only related logic:   3,263 out of   3,263 100%
    Number of Slices containing unrelated logic:          0 out of   3,263   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,795 out of  11,776   32%
    Number used as logic:             3,050
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 51 secs 
Total CPU time to MAP completion:   1 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3263 out of 5888   55%
      Number of SLICEMs                    278 out of 2944    9%

   Number of LOCed Slices                   65 out of 3263    1%
      Number of LOCed SLICEMs               43 out of 278    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 22855 unrouted;      REAL time: 13 secs 

Phase  2  : 19284 unrouted;      REAL time: 14 secs 

Phase  3  : 6288 unrouted;      REAL time: 19 secs 

Phase  4  : 6288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1948 |  0.232     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  646 |  0.257     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  143 |  0.108     |  1.084      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  172 |  0.169     |  1.145      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.015     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.042     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.466     |  3.757      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.625     |  2.708      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.059ns|     7.921ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.493ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.420ns|     7.160ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.680ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.121ns|     1.886ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.601ns|    14.399ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.605ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.604ns|     1.403ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.644ns|     1.363ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.724ns|     1.283ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.033ns|     0.974ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.373ns|     2.627ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.348ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.812ns|     2.578ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.264ns|     2.126ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.444ns|     1.946ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.482ns|     1.908ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.531ns|     1.859ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.571ns|     1.819ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.616ns|     1.774ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.637ns|     1.753ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.668ns|     1.722ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.711ns|     1.679ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.725ns|     1.665ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.807ns|     1.583ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.833ns|     1.557ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.839ns|     1.551ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.890ns|     1.500ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.843ns|     2.157ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.974ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.023ns|     1.367ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.803ns|            0|            0|            4|       164154|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.921ns|            0|            0|            3|       164151|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.921ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.160ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.399ns|          N/A|            0|            0|       158526|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 59 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  245 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164158 paths, 52 nets, and 20472 connections

Design statistics:
   Minimum period:  14.399ns (Maximum frequency:  69.449MHz)
   Maximum net delay:   2.578ns


Analysis completed Sat Dec 12 23:10:48 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sat Dec 12 23:10:53 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s700anfgg484-4  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s700anfgg484-4 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - BTNs_4Bit
  - DDR2_SDRAM
  - DIPs_4Bit
  - LEDs_8Bit
  - RS232_DCE
  - RS232_DTE
  - SPI_FLASH
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - vga_control_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling gpio
Compiling mpmc
Compiling uartlite
Compiling spi
Compiling vga_control
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/Projects/EDK_Trial_3/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7582	    300	   1578	   9460	   24f4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sat Dec 12 23:16:25 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 13:55:51 2009
 make -f system.make exporttosdk started...

mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -xml SDK/SDK_Export/hw/system.xml 
Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!


Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 11.3 - xdsgen EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Generated Block Diagram SVG
Rendering --- microblaze_0.jpg
Rendering --- mb_plb.jpg
Rendering --- ilmb.jpg
Rendering --- dlmb.jpg
Rendering --- dlmb_cntlr.jpg
Rendering --- ilmb_cntlr.jpg
Rendering --- lmb_bram.jpg
Rendering --- RS232_DTE.jpg
Rendering --- RS232_DCE.jpg
Rendering --- LEDs_8Bit.jpg
Rendering --- DIPs_4Bit.jpg
Rendering --- BTNs_4Bit.jpg
Rendering --- DDR2_SDRAM.jpg
Rendering --- SPI_FLASH.jpg
Rendering --- clock_generator_0.jpg
Rendering --- mdm_0.jpg
Rendering --- proc_sys_reset_0.jpg
Rendering --- vga_control_0.jpg
Rendering --- system_blkd.jpg
Report generated.
Report generation completed.
 --- Writing Frame: TOCTREE
 --- Writing Frame: MAIN
 ---- Writing Overview 
 ---- Writing Overview Resources 
 ----  Found 1 Processors 
 ----  Found 3 Busses 
 ----  Found 0 Bridges 
 ----  Found 1 Memorys 
 ----  Found 3 Memory Controllers 
 ----  Found 9 Other Modules
 ---- Writing Overview Specifics 
 ---- Writing External Ports 
 ---- Writing Processors
 ---- Writing Debuggers
 ---- Writing Busses
 ---- Writing Memorys
 ---- Writing Memory Controllers
 ---- Writing Peripherals
 ---- Writing IPS
 ---- Writing Timing Information
 --- Writing Frame: NOFRAMES
 ---- Writing Overview 
 ---- Writing Overview Resources 
 ----  Found 1 Processors 
 ----  Found 3 Busses 
 ----  Found 0 Bridges 
 ----  Found 1 Memorys 
 ----  Found 3 Memory Controllers 
 ----  Found 9 Other Modules
 ---- Writing Overview Specifics 
 ---- Writing External Ports 
 ---- Writing Processors
 ---- Writing Debuggers
 ---- Writing Busses
 ---- Writing Memorys
 ---- Writing Memory Controllers
 ---- Writing Peripherals
 ---- Writing IPS
 ---- Writing Timing Information
 --- Writing Frame: INDEX



Done!

At Local date and time: Sun Dec 13 14:10:30 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 14:10:35 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 14:15:02 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 14:15:06 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Sun Dec 13 14:15:55 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 14:16:00 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 14:16:27 2009
 make -f system.make bitsclean started...

rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed


Done!

At Local date and time: Sun Dec 13 14:16:33 2009
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c6b9947) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c6b9947) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:505c85d7) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 7.8  Global Placement
.
...........
..........
....
...........................
.......................
.................
............
...................
..........
......
................
................
............
Phase 7.8  Global Placement (Checksum:f965072a) REAL time: 1 mins 13 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f965072a) REAL time: 1 mins 13 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 36 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,540 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,263 out of   5,888   55%
    Number of Slices containing only related logic:   3,263 out of   3,263 100%
    Number of Slices containing unrelated logic:          0 out of   3,263   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,795 out of  11,776   32%
    Number used as logic:             3,050
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3263 out of 5888   55%
      Number of SLICEMs                    278 out of 2944    9%

   Number of LOCed Slices                   65 out of 3263    1%
      Number of LOCed SLICEMs               43 out of 278    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22855 unrouted;      REAL time: 12 secs 

Phase  2  : 19284 unrouted;      REAL time: 13 secs 

Phase  3  : 6288 unrouted;      REAL time: 18 secs 

Phase  4  : 6288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1948 |  0.232     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  646 |  0.257     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  143 |  0.108     |  1.084      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  172 |  0.169     |  1.145      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.015     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.042     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.466     |  3.757      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local
|      |    5 |  0.625     |  2.708      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.059ns|     7.921ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.493ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.420ns|     7.160ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.680ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.121ns|     1.886ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.601ns|    14.399ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.605ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.604ns|     1.403ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.644ns|     1.363ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.724ns|     1.283ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.033ns|     0.974ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.373ns|     2.627ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.348ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.812ns|     2.578ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.264ns|     2.126ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.444ns|     1.946ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.482ns|     1.908ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.531ns|     1.859ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.571ns|     1.819ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.616ns|     1.774ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.637ns|     1.753ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.668ns|     1.722ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.711ns|     1.679ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.725ns|     1.665ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.807ns|     1.583ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.833ns|     1.557ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.839ns|     1.551ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.890ns|     1.500ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.843ns|     2.157ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.974ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.023ns|     1.367ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.803ns|            0|            0|            4|       164154|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.921ns|            0|            0|            3|       164151|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.921ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.160ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.399ns|          N/A|            0|            0|       158526|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  245 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164158 paths, 52 nets, and 20472 connections

Design statistics:
   Minimum period:  14.399ns (Maximum frequency:  69.449MHz)
   Maximum net delay:   2.578ns


Analysis completed Sun Dec 13 14:20:07 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 14:20:13 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sun Dec 13 14:21:17 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 14:21:25 2009
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Sun Dec 13 14:21:31 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 14.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c6b9947) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c6b9947) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:505c85d7) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 7.8  Global Placement
...
..........
..........
...
....................................
..............
.................
....................
...........
................
................
................
.
...........
Phase 7.8  Global Placement (Checksum:f965072a) REAL time: 1 mins 13 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f965072a) REAL time: 1 mins 13 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 36 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,540 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,263 out of   5,888   55%
    Number of Slices containing only related logic:   3,263 out of   3,263 100%
    Number of Slices containing unrelated logic:          0 out of   3,263   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,795 out of  11,776   32%
    Number used as logic:             3,050
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3263 out of 5888   55%
      Number of SLICEMs                    278 out of 2944    9%

   Number of LOCed Slices                   65 out of 3263    1%
      Number of LOCed SLICEMs               43 out of 278    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22855 unrouted;      REAL time: 12 secs 

Phase  2  : 19284 unrouted;      REAL time: 13 secs 

Phase  3  : 6288 unrouted;      REAL time: 18 secs 

Phase  4  : 6288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1948 |  0.232     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  646 |  0.257     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  143 |  0.108     |  1.084      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  172 |  0.169     |  1.145      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.015     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.042     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.466     |  3.757      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |

+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.625     |  2.708      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.059ns|     7.921ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.493ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.420ns|     7.160ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.680ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.121ns|     1.886ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.601ns|    14.399ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.605ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.604ns|     1.403ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.644ns|     1.363ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.724ns|     1.283ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.033ns|     0.974ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.373ns|     2.627ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.348ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.812ns|     2.578ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.264ns|     2.126ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.444ns|     1.946ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.482ns|     1.908ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.531ns|     1.859ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.571ns|     1.819ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.616ns|     1.774ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.637ns|     1.753ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.668ns|     1.722ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.711ns|     1.679ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.725ns|     1.665ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.807ns|     1.583ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.833ns|     1.557ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.839ns|     1.551ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.890ns|     1.500ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.843ns|     2.157ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.974ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.023ns|     1.367ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.803ns|            0|            0|            4|       164154|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.921ns|            0|            0|            3|       164151|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.921ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.160ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.399ns|          N/A|            0|            0|       158526|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  245 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164158 paths, 52 nets, and 20472 connections

Design statistics:
   Minimum period:  14.399ns (Maximum frequency:  69.449MHz)
   Maximum net delay:   2.578ns


Analysis completed Sun Dec 13 14:26:22 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 14:26:27 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sun Dec 13 14:27:57 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 14:28:42 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 14:28:46 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 14:29:40 2009
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 14:34:02 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 14:34:16 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 14:34:20 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 14:34:49 2009
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Sun Dec 13 14:34:58 2009
 make -f system.make netlist started...

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.


Done!

At Local date and time: Sun Dec 13 14:36:36 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 14.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c6b9947) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c6b9947) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:505c85d7) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 7.8  Global Placement
......
..........
.........
.
................................................
..
.................
.........................
......
................
................
................
............
Phase 7.8  Global Placement (Checksum:f965072a) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f965072a) REAL time: 1 mins 15 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb27b758) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,540 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,263 out of   5,888   55%
    Number of Slices containing only related logic:   3,263 out of   3,263 100%
    Number of Slices containing unrelated logic:          0 out of   3,263   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,795 out of  11,776   32%
    Number used as logic:             3,050
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 45 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3263 out of 5888   55%
      Number of SLICEMs                    278 out of 2944    9%

   Number of LOCed Slices                   65 out of 3263    1%
      Number of LOCed SLICEMs               43 out of 278    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22855 unrouted;      REAL time: 12 secs 

Phase  2  : 19284 unrouted;      REAL time: 14 secs 

Phase  3  : 6288 unrouted;      REAL time: 19 secs 

Phase  4  : 6288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1948 |  0.232     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  646 |  0.257     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  143 |  0.108     |  1.084      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  172 |  0.169     |  1.145      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.015     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.042     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.466     |  3.757      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.625     |  2.708      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.059ns|     7.921ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.493ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.420ns|     7.160ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.680ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.121ns|     1.886ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.601ns|    14.399ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.605ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.604ns|     1.403ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.644ns|     1.363ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.724ns|     1.283ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.033ns|     0.974ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.373ns|     2.627ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.348ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.812ns|     2.578ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.264ns|     2.126ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.444ns|     1.946ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.482ns|     1.908ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.531ns|     1.859ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.571ns|     1.819ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.616ns|     1.774ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.637ns|     1.753ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.668ns|     1.722ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.711ns|     1.679ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.725ns|     1.665ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.807ns|     1.583ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.833ns|     1.557ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.839ns|     1.551ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.890ns|     1.500ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.843ns|     2.157ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.974ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.023ns|     1.367ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.803ns|            0|            0|            4|       164154|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.921ns|            0|            0|            3|       164151|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.921ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.160ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.399ns|          N/A|            0|            0|       158526|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  245 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164158 paths, 52 nets, and 20472 connections

Design statistics:
   Minimum period:  14.399ns (Maximum frequency:  69.449MHz)
   Maximum net delay:   2.578ns


Analysis completed Sun Dec 13 14:41:34 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 14:41:40 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 14:42:15 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:02:17 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:02:24 2009
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Sun Dec 13 15:02:37 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Values of ARCH_SUPPORT_MAP must be specified within ( )
   parentheses.

ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
make: *** [implementation/system.bmm] Error 2

ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Values of ARCH_SUPPORT_MAP must be specified within ( )
   parentheses.

ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Values of ARCH_SUPPORT_MAP must be specified within ( )
   parentheses.

ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Values of ARCH_SUPPORT_MAP must be specified within ( )
   parentheses.

ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK:440 - platgen failed with errors!


Done!

At Local date and time: Sun Dec 13 15:03:35 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Sun Dec 13 15:03:53 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 16	Core state not specified in ARCH_SUPPORT_MAP 

ERROR:EDK:1550 - IPNAME: vga_control, INSTANCE: vga_control_0 -
   C:\Projects\EDK_Trial_3\system.mhs line 285 - cannot find MPD for the pcore
   'vga_control_v1_00_a' in any of the repositories.
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Sun Dec 13 15:07:32 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs line 54 - Running XST
synthesis
INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line 129 - Running XST
synthesis
INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143 - Running XST
synthesis
INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156 - Running XST
synthesis
INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169 - Running XST
synthesis
INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 - Running XST
synthesis
INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\Projects\EDK_Trial_3\system.mhs line 234 -
Running XST synthesis
INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - C:\Projects\EDK_Trial_3\system.mhs line 272 -
Running XST synthesis
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:rs232_dte_wrapper INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dte_wrapper.ngc
../rs232_dte_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dte_wrapper/rs232_dte_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dte_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dte_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dce_wrapper INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dce_wrapper.ngc
../rs232_dce_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dce_wrapper/rs232_dce_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dce_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dce_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Projects\EDK_Trial_3\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ng
c" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 406.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Projects/EDK_Trial_3/implementation 

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:445b497d) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:445b497d) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:38f22fcd) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:af951802) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:af951802) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:af951802) REAL time: 47 secs 

Phase 7.8  Global Placement
..
............
.........
..
..........................................
.....
.
...............................
......
...............................
......
..................................
...
.................
....................
..................
Phase 7.8  Global Placement (Checksum:690f157e) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:690f157e) REAL time: 1 mins 15 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:e42d0872) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e42d0872) REAL time: 1 mins 40 secs 

Total REAL time to Placer completion: 1 mins 40 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,536 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,233 out of   5,888   54%
    Number of Slices containing only related logic:   3,233 out of   3,233 100%
    Number of Slices containing unrelated logic:          0 out of   3,233   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,791 out of  11,776   32%
    Number used as logic:             3,046
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 46 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3233 out of 5888   54%
      Number of SLICEMs                    279 out of 2944    9%

   Number of LOCed Slices                   65 out of 3233    2%
      Number of LOCed SLICEMs               43 out of 279    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22791 unrouted;      REAL time: 12 secs 

Phase  2  : 19212 unrouted;      REAL time: 14 secs 

Phase  3  : 6112 unrouted;      REAL time: 19 secs 

Phase  4  : 6118 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1907 |  0.259     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  664 |  0.263     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  139 |  0.069     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  185 |  0.157     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.014     |  1.046      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.111     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  1.494     |  3.762      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |

+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.603     |  2.685      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.040ns|     7.946ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.612ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.052ns|     0.528ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.403ns|     7.194ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.939ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.275ns|     1.732ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.643ns|     1.364ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.724ns|     1.283ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.850ns|    13.357ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.634ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.875ns|     1.132ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.045ns|     0.962ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.239ns|     2.761ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     0.997ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.236ns|     2.154ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.355ns|     2.035ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.385ns|     2.005ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.662ns|     1.728ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.702ns|     1.688ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.769ns|     1.621ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.789ns|     1.601ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.825ns|     1.565ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.826ns|     1.564ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.907ns|     1.483ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.914ns|     1.476ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.918ns|     1.472ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.799ns|     2.201ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     1.004ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.018ns|     1.372ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.067ns|     1.323ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.077ns|     1.313ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.192ns|     1.198ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.865ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.946ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.946ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.194ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     13.357ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  243 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20412 connections

Design statistics:
   Minimum period:  13.357ns (Maximum frequency:  74.867MHz)
   Maximum net delay:   2.154ns


Analysis completed Sun Dec 13 15:18:55 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 15:19:00 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:19:48 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:20:01 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:20:05 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:20:13 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:20:58 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 15:22:12 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:22:17 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:22:20 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:26:04 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:26:07 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:26:15 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:26:18 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      0 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Sun Dec 13 15:27:04 2009
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Sun Dec 13 15:27:09 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:31:19 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:31:31 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:31:34 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:37:01 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:37:06 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:37:09 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:37:26 2009
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Sun Dec 13 15:37:31 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 40.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:98931145) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:98931145) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c39ab275) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:9a1e4428) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9a1e4428) REAL time: 46 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:9a1e4428) REAL time: 46 secs 

Phase 7.8  Global Placement
..
..........
.........
.......
......
..............
......
.......
..................
................
...
..................................
.
...............
..........
Phase 7.8  Global Placement (Checksum:dd7601b7) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:dd7601b7) REAL time: 1 mins 15 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:bbc3a4c2) REAL time: 1 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bbc3a4c2) REAL time: 1 mins 37 secs 

Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,536 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,430 out of   5,888   58%
    Number of Slices containing only related logic:   3,430 out of   3,430 100%
    Number of Slices containing unrelated logic:          0 out of   3,430   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,791 out of  11,776   32%
    Number used as logic:             3,046
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 43 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3430 out of 5888   58%
      Number of SLICEMs                    279 out of 2944    9%

   Number of LOCed Slices                   65 out of 3430    1%
      Number of LOCed SLICEMs               43 out of 279    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22997 unrouted;      REAL time: 12 secs 

Phase  2  : 19342 unrouted;      REAL time: 13 secs 

Phase  3  : 5777 unrouted;      REAL time: 18 secs 

Phase  4  : 5787 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1965 |  0.238     |  1.215      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  656 |  0.255     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  151 |  0.111     |  1.087      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  196 |  0.157     |  1.140      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.010     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.070     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.607     |  2.866      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.455     |  2.674      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.195ns|     7.610ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.616ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.213ns|     7.574ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.935ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.193ns|     1.814ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.545ns|    14.455ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.628ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.733ns|     1.274ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.817ns|     1.190ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.828ns|     1.179ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.055ns|     0.952ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.067ns|     2.933ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.168ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.359ns|     2.031ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.404ns|     1.986ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.461ns|     1.929ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.693ns|     1.697ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.708ns|     1.682ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.709ns|     1.681ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.824ns|     1.566ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.837ns|     1.553ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.868ns|     1.522ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.913ns|     1.477ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.929ns|     1.461ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.937ns|     1.453ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.988ns|     1.402ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.035ns|     2.965ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     1.124ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.055ns|     1.335ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.104ns|     1.286ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.170ns|     1.220ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.025ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.610ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.610ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.574ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.455ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  243 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20577 connections

Design statistics:
   Minimum period:  14.455ns (Maximum frequency:  69.180MHz)
   Maximum net delay:   2.031ns


Analysis completed Sun Dec 13 15:42:43 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 15:42:49 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:43:49 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 15:44:21 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:44:35 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:44:40 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:45:28 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.

Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Sun Dec 13 15:45:40 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:45:45 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:49:13 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 15:49:17 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 15:49:38 2009
 make -f system.make bitsclean started...

rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed


Done!

At Local date and time: Sun Dec 13 15:49:42 2009
 make -f system.make download started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:98931145) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:98931145) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c39ab275) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:9a1e4428) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9a1e4428) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:9a1e4428) REAL time: 47 secs 

Phase 7.8  Global Placement
........
.........
..........
.
....................
......
.....
....................
................
.....................................
................
..........
Phase 7.8  Global Placement (Checksum:dd7601b7) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:dd7601b7) REAL time: 1 mins 16 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:bbc3a4c2) REAL time: 1 mins 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bbc3a4c2) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,536 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,430 out of   5,888   58%
    Number of Slices containing only related logic:   3,430 out of   3,430 100%
    Number of Slices containing unrelated logic:          0 out of   3,430   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,791 out of  11,776   32%
    Number used as logic:             3,046
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 44 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3430 out of 5888   58%
      Number of SLICEMs                    279 out of 2944    9%

   Number of LOCed Slices                   65 out of 3430    1%
      Number of LOCed SLICEMs               43 out of 279    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22997 unrouted;      REAL time: 12 secs 

Phase  2  : 19342 unrouted;      REAL time: 14 secs 

Phase  3  : 5777 unrouted;      REAL time: 18 secs 

Phase  4  : 5787 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1965 |  0.238     |  1.215      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  656 |  0.255     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  151 |  0.111     |  1.087      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  196 |  0.157     |  1.140      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.010     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.070     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.607     |  2.866      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.455     |  2.674      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.065ns|     0.515ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.195ns|     7.610ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.616ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.213ns|     7.574ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.935ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.193ns|     1.814ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.545ns|    14.455ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.628ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.733ns|     1.274ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.817ns|     1.190ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.828ns|     1.179ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.055ns|     0.952ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.067ns|     2.933ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.168ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.359ns|     2.031ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.404ns|     1.986ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.461ns|     1.929ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.693ns|     1.697ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.708ns|     1.682ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.709ns|     1.681ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.824ns|     1.566ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.837ns|     1.553ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.868ns|     1.522ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.913ns|     1.477ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.929ns|     1.461ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.937ns|     1.453ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.988ns|     1.402ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.035ns|     2.965ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     1.124ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.055ns|     1.335ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.104ns|     1.286ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.170ns|     1.220ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.025ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.610ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.610ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.574ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.455ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  243 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20577 connections

Design statistics:
   Minimum period:  14.455ns (Maximum frequency:  69.180MHz)
   Maximum net delay:   2.031ns


Analysis completed Sun Dec 13 15:53:18 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 15:53:23 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 17  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:54:08 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 15:54:25 2009
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Sun Dec 13 15:54:30 2009
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Sun Dec 13 15:54:36 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 17  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs line 54 - Running XST
synthesis
INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\Projects\EDK_Trial_3\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line 129 - Running XST
synthesis
INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143 - Running XST
synthesis
INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156 - Running XST
synthesis
INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169 - Running XST
synthesis
INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 - Running XST
synthesis
INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\Projects\EDK_Trial_3\system.mhs line 234 -
Running XST synthesis
INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - C:\Projects\EDK_Trial_3\system.mhs line 272 -
Running XST synthesis
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:rs232_dte_wrapper INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dte_wrapper.ngc
../rs232_dte_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dte_wrapper/rs232_dte_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dte_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dte_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dce_wrapper INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. rs232_dce_wrapper.ngc
../rs232_dce_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/rs232_dce_wrapper/rs232_dce_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dce_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dce_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Projects\EDK_Trial_3\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ng
c" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <C:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s700anfgg484-4 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Projects/EDK_Trial_3/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 400.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Projects/EDK_Trial_3/implementation 

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d1d5cead) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d1d5cead) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:eab7dc3d) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:4bf08ac6) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4bf08ac6) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:4bf08ac6) REAL time: 47 secs 

Phase 7.8  Global Placement
.
............
.........
...
.................................
........
................................
........
.............................
.................
....................
................
............
Phase 7.8  Global Placement (Checksum:3da1d676) REAL time: 1 mins 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3da1d676) REAL time: 1 mins 15 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:259edb59) REAL time: 1 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:259edb59) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,535 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,314 out of   5,888   56%
    Number of Slices containing only related logic:   3,314 out of   3,314 100%
    Number of Slices containing unrelated logic:          0 out of   3,314   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,790 out of  11,776   32%
    Number used as logic:             3,045
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  282 MB
Total REAL time to MAP completion:  1 mins 45 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3314 out of 5888   56%
      Number of SLICEMs                    279 out of 2944    9%

   Number of LOCed Slices                   65 out of 3314    1%
      Number of LOCed SLICEMs               43 out of 279    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22911 unrouted;      REAL time: 12 secs 

Phase  2  : 19303 unrouted;      REAL time: 13 secs 

Phase  3  : 6027 unrouted;      REAL time: 18 secs 

Phase  4  : 6034 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1942 |  0.230     |  1.205      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  671 |  0.226     |  1.203      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  142 |  0.107     |  1.083      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  188 |  0.161     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.005     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.050     |  1.060      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   30 |  1.680     |  3.958      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local
|      |    6 |  0.451     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.052ns|     0.528ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.052ns|     0.528ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.329ns|     7.671ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.605ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.388ns|     7.224ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.906ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.505ns|     1.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.684ns|     1.323ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.769ns|     1.238ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.783ns|    14.217ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.577ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.931ns|     1.076ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.945ns|     1.062ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.541ns|     2.459ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.071ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.934ns|     2.456ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.998ns|     2.392ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.003ns|     2.387ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.009ns|     2.381ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.276ns|     2.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.316ns|     2.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.468ns|     1.922ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.596ns|     1.794ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.610ns|     1.780ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.645ns|     1.745ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.734ns|     1.656ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.752ns|     1.638ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.784ns|     1.606ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.888ns|     1.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.919ns|     1.471ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.535ns|     2.465ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.991ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.175ns|     1.215ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.178ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.671ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.671ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.224ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.217ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  243 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20522 connections

Design statistics:
   Minimum period:  14.217ns (Maximum frequency:  70.338MHz)
   Maximum net delay:   2.456ns


Analysis completed Sun Dec 13 16:05:52 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 16:05:57 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 17  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 16:07:08 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 16:07:35 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 16:07:40 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 16:15:19 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 16:15:45 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 16:15:51 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 16:16:21 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 16:16:24 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 16:18:11 2009
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 17  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:vga_control INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs
line 285 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 41.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.


Done!

At Local date and time: Sun Dec 13 16:19:57 2009
 make -f system.make download started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 40 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5f5053dd) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5f5053dd) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9c7d88ad) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e84bfd8a) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e84bfd8a) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e84bfd8a) REAL time: 47 secs 

Phase 7.8  Global Placement
.
...........
.........
....
...........................
.................
.........
..................
....................
...
..................................
........
.............................
.
....................................
......
................
Phase 7.8  Global Placement (Checksum:420576e8) REAL time: 1 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:420576e8) REAL time: 1 mins 15 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:f0958e01) REAL time: 1 mins 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f0958e01) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,536 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,370 out of   5,888   57%
    Number of Slices containing only related logic:   3,370 out of   3,370 100%
    Number of Slices containing unrelated logic:          0 out of   3,370   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,791 out of  11,776   32%
    Number used as logic:             3,046
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 44 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3370 out of 5888   57%
      Number of SLICEMs                    280 out of 2944    9%

   Number of LOCed Slices                   65 out of 3370    1%
      Number of LOCed SLICEMs               43 out of 280    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22975 unrouted;      REAL time: 12 secs 

Phase  2  : 19326 unrouted;      REAL time: 14 secs 

Phase  3  : 5960 unrouted;      REAL time: 19 secs 

Phase  4  : 5986 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1924 |  0.250     |  1.226      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  717 |  0.257     |  1.233      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  145 |  0.097     |  1.072      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  191 |  0.154     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.022     |  1.052      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.109     |  1.131      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.849     |  3.149      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.639     |  2.722      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.260ns|     7.739ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.570ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.269ns|     7.641ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.996ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.259ns|     1.748ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.271ns|     1.736ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.480ns|    14.520ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.536ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.792ns|     1.215ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.812ns|     1.195ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.045ns|     0.962ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.267ns|     2.733ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     0.995ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.278ns|     2.112ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.324ns|     2.066ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.366ns|     2.024ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.426ns|     1.964ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.479ns|     1.911ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.492ns|     1.898ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.508ns|     1.882ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.509ns|     1.881ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.663ns|     1.727ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.771ns|     1.619ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.812ns|     1.578ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.860ns|     1.530ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.942ns|     1.448ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.954ns|     1.436ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.596ns|     2.404ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.993ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.002ns|     1.388ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.067ns|     1.323ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.348ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.739ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.739ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.641ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.520ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  244 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20583 connections

Design statistics:
   Minimum period:  14.520ns (Maximum frequency:  68.871MHz)
   Maximum net delay:   2.112ns


Analysis completed Sun Dec 13 16:23:33 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 16:23:39 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 17  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Sun Dec 13 16:26:52 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 16:28:12 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 16:28:41 2009
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Sun Dec 13 16:28:45 2009
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Sun Dec 13 16:30:56 2009
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s700anfgg484-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s700anfgg484-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Projects/EDK_Trial_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 - 2
master(s) : 9 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 342 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 750 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 752 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value
   to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX
   value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 764 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 778 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 779 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 783 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 787 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 788 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 789 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 824 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 825 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 832 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 833 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 835 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 836 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x035
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x036
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x03e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x03f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x051
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x077
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x08c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x08d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ab
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ac
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0bd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0be
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0ca
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0cb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0db
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0dc
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0dd
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 902 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x000002FC000002FC0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 903 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001D0000001C0000001C0000001C0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 904 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000001C000000100000001C0000001C000040080000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024140000041D000024140000041C000024140002041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001E0000201E0000001E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0002011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140000041D000024140000041C000024140002041C000024140000141C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x000080180000001E0000001E0000001E0000400A0000001E0000001F0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0000201E0000001E000021060000011E000021060000011E000021060002011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x000021060000111E0000801A0000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000041D000024140000041C000024140000041C000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000041C000024140000041C000024140000041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000024140000041C000024140000041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x000021060000011E000021060000011E000021060000011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Projects\EDK_Trial_3\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Projects\EDK_Trial_3\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Projects\EDK_Trial_3\system.mhs line 76 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Projects\EDK_Trial_3\system.mhs line 83 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 90 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\EDK_Trial_3\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Projects\EDK_Trial_3\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Projects\EDK_Trial_3\system.mhs line
129 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - C:\Projects\EDK_Trial_3\system.mhs line 143
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dips_4bit - C:\Projects\EDK_Trial_3\system.mhs line 156
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:btns_4bit - C:\Projects\EDK_Trial_3\system.mhs line 169
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - C:\Projects\EDK_Trial_3\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash - C:\Projects\EDK_Trial_3\system.mhs line 218
- Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\EDK_Trial_3\system.mhs line 234 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Projects\EDK_Trial_3\system.mhs line 259 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\EDK_Trial_3\system.mhs line 272 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Projects\EDK_Trial_3\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:vga_control_0 - C:\Projects\EDK_Trial_3\system.mhs line 285 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 40.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Projects/EDK_Trial_3/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_dte_wrapper.ngc"...
Loading design module "../implementation/rs232_dce_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/dips_4bit_wrapper.ngc"...
Loading design module "../implementation/btns_4bit_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/vga_control_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s700anfgg484-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Projects/EDK_Trial_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Projects/EDK_Trial_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt timestamp -bm
system.bmm "C:/Projects/EDK_Trial_3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd>
with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc3s700anfgg484-4 -nt
timestamp -bm system.bmm C:/Projects/EDK_Trial_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/Projects/EDK_Trial_3/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM"
   TS_sys_clk_pin * 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_clock_generator_0_clock_generator_0_Usi...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', used in
   period specification
   'TS_clock_generator_0_clock_generator_0_Using_DCM1_DCM1_INST_CLKFX_DCM', was
   traced into DCM_SP instance DCM_SP. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_clock_generator_0_clock_generator_0_U...>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" 				IOB =
   TRUE;> [system.ucf(344)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"		IOB = TRUE;> [system.ucf(340)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"		IOB = TRUE;> [system.ucf(339)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" 		IOB = TRUE;> [system.ucf(338)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob" 
   			IOB = TRUE;> [system.ucf(342)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob" 
   			IOB = TRUE;> [system.ucf(341)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"  
   			IOB = TRUE;> [system.ucf(343)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   " 		IOB = TRUE;> [system.ucf(337)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*" 		IOB = TRUE;> [system.ucf(336)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  59

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s700anfgg484-4".
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network N34 has no load.
WARNING:LIT:243 - Logical network N35 has no load.
WARNING:LIT:243 - Logical network N36 has no load.
WARNING:LIT:243 - Logical network N37 has no load.
WARNING:LIT:243 - Logical network N38 has no load.
WARNING:LIT:243 - Logical network N39 has no load.
WARNING:LIT:243 - Logical network N40 has no load.
WARNING:LIT:243 - Logical network N41 has no load.
WARNING:LIT:243 - Logical network N42 has no load.
WARNING:LIT:243 - Logical network N43 has no load.
WARNING:LIT:243 - Logical network N44 has no load.
WARNING:LIT:243 - Logical network N45 has no load.
WARNING:LIT:243 - Logical network N46 has no load.
WARNING:LIT:243 - Logical network N47 has no load.
WARNING:LIT:243 - Logical network N48 has no load.
WARNING:LIT:243 - Logical network N49 has no load.
WARNING:LIT:243 - Logical network N50 has no load.
WARNING:LIT:243 - Logical network N51 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Delay_Slot has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Jump_Taken has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/MB_Halted has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_OF_PipeRun has
   no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<1> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Reg_Addr<4>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<9> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<10> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<11> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<12> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<13> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<14> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<15> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<16> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<17> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<18> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<19> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<20> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<21> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<22> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<23> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<24> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<25> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<26> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<27> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<28> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<29> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<30> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_PC<31> has no
   load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Exception_Kind<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<0>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<1>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<2>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<3>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<4>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<5>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<6>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<7>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<8>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Instruction<9>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Instruction<31> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<11>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<12>
   has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_MSR_Reg<13>
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].P
   C_Bit_I/MUXCY_X/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_D
   FFs[1].buffer_Addr_MUXCY_L/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[31].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[30].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[29].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[28].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[27].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[26].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[25].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[24].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[23].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[22].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[21].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[20].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[19].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[18].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[17].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[16].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[14].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[13].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[11].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[10].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[9].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[8].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[7].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[6].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[5].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[4].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[3].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[2].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_Low/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_Reg
   File[0].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg2_High/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network RS232_DTE/RS232_DTE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DTE/RS232_DTE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network RS232_DCE/RS232_DCE/UARTLITE_CORE_I/Interrupt
   has no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   RS232_DCE/RS232_DCE/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F
   /CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has
   no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIPs_4Bit/DIPs_4Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   BTNs_4Bit/BTNs_4Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[7]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[5]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[4]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[3]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[2]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[1]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fif
   o_bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[5]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[4]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[3]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[2]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_
   bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[7]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[6]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[4]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[3]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[2]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[0]..u_fifo
   _bit/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[4]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[3]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[2]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_b
   it/SPO has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK90 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK270 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLK2X180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKDV has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/CLKFX180 has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/PSDONE has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<7> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<6> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<5> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<4> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<3> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<2> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<1> has no load.
WARNING:LIT:243 - Logical network
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/STATUS<0> has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c6b9947) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c6b9947) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:505c85d7) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3fb23cd0) REAL time: 47 secs 

Phase 7.8  Global Placement
.........
.........
........
.
.....................................
..
.......
...
..........................
..
.....................................
.....................................
................
.........
Phase 7.8  Global Placement (Checksum:b9fcdf62) REAL time: 1 mins 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b9fcdf62) REAL time: 1 mins 16 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:237fd7f) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:237fd7f) REAL time: 1 mins 40 secs 

Total REAL time to Placer completion: 1 mins 40 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  581
Logic Utilization:
  Number of Slice Flip Flops:         3,562 out of  11,776   30%
  Number of 4 input LUTs:             3,540 out of  11,776   30%
Logic Distribution:
  Number of occupied Slices:          3,190 out of   5,888   54%
    Number of Slices containing only related logic:   3,190 out of   3,190 100%
    Number of Slices containing unrelated logic:          0 out of   3,190   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,795 out of  11,776   32%
    Number used as logic:             3,050
    Number used as a route-thru:        255
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     170

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 87 out of     372   23%
    IOB Flip Flops:                      40
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.16

Peak Memory Usage:  283 MB
Total REAL time to MAP completion:  1 mins 46 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3s700a.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2009-08-24".



Design Summary Report:

 Number of External IOBs                          87 out of 372    23%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                53

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             50
        Number of LOCed External Output IOBs     50 out of 50    100%

      Number of External Output IOBLRs            1
        Number of LOCed External Output IOBLRs    1 out of 1     100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMLRs           2
        Number of LOCed External Bidir DIFFMLRs    2 out of 2     100%

      Number of External Bidir DIFFSLRs           2
        Number of LOCed External Bidir DIFFSLRs    2 out of 2     100%

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%

      Number of External Bidir IOBLRs            16
        Number of LOCed External Bidir IOBLRs    16 out of 16    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16BWEs                     13 out of 20     65%
   Number of Slices                       3190 out of 5888   54%
      Number of SLICEMs                    279 out of 2944    9%

   Number of LOCed Slices                   65 out of 3190    2%
      Number of LOCed SLICEMs               43 out of 279    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 22699 unrouted;      REAL time: 12 secs 

Phase  2  : 19206 unrouted;      REAL time: 14 secs 

Phase  3  : 6289 unrouted;      REAL time: 19 secs 

Phase  4  : 6310 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz |  BUFGMUX_X2Y1| No   | 1893 |  0.251     |  1.227      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 |  BUFGMUX_X1Y1| No   |  641 |  0.258     |  1.234      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  142 |  0.103     |  1.079      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  168 |  0.196     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/DCM1 |              |      |      |            |             |
|        _CLK_OUT<18> | BUFGMUX_X1Y10| No   |    5 |  0.012     |  1.040      |
+---------------------+--------------+------+------+------------+-------------+
|vga_control_0/vga_co |              |      |      |            |             |
|ntrol_0/USER_LOGIC_I |              |      |      |            |             |
|          /clk_25mhz | BUFGMUX_X1Y11| No   |   34 |  0.060     |  1.090      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  1.570     |  3.867      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.030     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.030     |  0.476      |

+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.065     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    6 |  0.882     |  2.965      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.4 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.41 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.46 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.58 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.104ns|     7.896ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.601ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_clock_generator_0_clock_ |             |            |            |        |            
  generator_0_Using_DCM1_DCM1_INST_CLKFX_DC |             |            |            |        |            
  M         HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 0.2 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.775ns|     6.450ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.872ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         PHASE 2 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     1.134ns|    14.866ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.638ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_clock_generator_0_cloc |             |            |            |        |            
  k_generator_0_Using_DCM1_DCM1_INST_CLKFX_ |             |            |            |        |            
  DCM         / 2 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.505ns|     1.502ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.680ns|     1.327ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.719ns|     1.288ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.893ns|     1.114ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  3.007 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.928ns|     1.079ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3.007 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     5.329ns|     2.671ns|       0|           0
  ing_DCM1_DCM1_INST_CLKFX_DCM = PERIOD     | HOLD        |     1.069ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
  lock_generator_0_Using_DCM1_DCM1_INST_CLK |             |            |            |        |            
  FX_DCM"         TS_sys_clk_pin * 2.5 HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.976ns|     2.414ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.040ns|     2.350ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.220ns|     2.170ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.414ns|     1.976ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.554ns|     1.836ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.589ns|     1.801ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.674ns|     1.716ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.699ns|     1.691ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.704ns|     1.686ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.760ns|     1.630ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.800ns|     1.590ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.830ns|     1.560ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.909ns|     1.481ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.362ns|     2.638ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.926ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.031ns|     1.359ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.045ns|     1.345ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     5.104ns|     1.286ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.740ns|            0|            0|            4|       164155|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.800ns|      7.896ns|            0|            0|            3|       164152|
| erator_0_Using_DCM1_DCM1_INST_|             |             |             |             |             |             |             |
| CLKFX_DCM                     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      7.896ns|          N/A|            0|            0|         5092|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK0_DCM                   |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      6.450ns|          N/A|            0|            0|          533|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLK90_DCM                  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     16.000ns|     14.866ns|          N/A|            0|            0|       158527|            0|
|  nerator_0_Using_DCM0_DCM0_INS|             |             |             |             |             |             |             |
|  T_CLKDV_DCM                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  243 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s700an,-4 (PRODUCTION 1.41 2009-08-24)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 164159 paths, 52 nets, and 20319 connections

Design statistics:
   Minimum period:  14.866ns (Maximum frequency:  67.268MHz)
   Maximum net delay:   2.414ns


Analysis completed Sun Dec 13 16:36:16 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/11.1/EDK/spartan3a/data/spartan3a.acd> with local file
<c:/Xilinx/11.1/ISE/spartan3a/data/spartan3a.acd>
Loading device for application Rf_Device from file '3s700a.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Opened constraints file system.pcf.

Sun Dec 13 16:36:21 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_1>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_2>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_3>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_4>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_5>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_6>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<lmb_bram/lmb_bram/ramb16bwe_7>:<RAMB16BWE_RAMB16BWE>.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virte
   x.DCM_INST/DCM_SP, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path
   _0/CTRL_BRAM_0>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:1176 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write
   _fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_bram
   s_normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram>:<RAMB16BWE_RAM
   B16BWE>.
DRC detected 0 errors and 115 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s700anfgg484-4 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 245 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 246 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 249 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 250 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX value to
   333
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value to 5

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb
  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc3200000-0xc320ffff) vga_control_0	mb_plb
  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 9
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DTE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_DCE -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIPs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:BTNs_4Bit -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_g
   pio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v5_03_a\data\mpmc_v2_1
   _0.mpd line 348 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data\xps_sp
   i_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:vga_control INSTANCE:vga_control_0 -
   C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a\data\vga_control_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 16:36:55 2009
 make -f system.make exporttosdk started...



Done!

At Local date and time: Sun Dec 13 16:44:19 2009
 make -f system.make exporttosdk started...

make: Nothing to be done for `exporttosdk'.


Done!

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	dlmb

  (0000000000-0x00003fff) ilmb_cntlr	ilmb

  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb

  (0x81420000-0x8142ffff) DIPs_4Bit	mb_plb

  (0x81440000-0x8144ffff) BTNs_4Bit	mb_plb

  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb

  (0x84000000-0x8400ffff) RS232_DTE	mb_plb

  (0x84020000-0x8402ffff) RS232_DCE	mb_plb

  (0x84400000-0x8440ffff) mdm_0	mb_plb

  (0xc3200000-0xc320ffff) vga_control_0	mb_plb

  (0xc4000000-0xc7ffffff) DDR2_SDRAM	mb_plb

Generated Addresses Successfully

At Local date and time: Sun Dec 13 16:48:08 2009
 make -f system.make exporttosdk started...

make: Nothing to be done for `exporttosdk'.


Done!

At Local date and time: Sun Dec 13 16:54:57 2009
 make -f system.make libs started...

make: Nothing to be done for `libs'.


Done!

At Local date and time: Sun Dec 13 17:00:47 2009
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xcf04s, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xc3s700an, Version : 2
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/spartan3a/data/xc3s700an.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

done.
Found sync word in bitstream.
INFO:iMPACT:2257 - Startup Clock has been changed to 'Cclk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s700an successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
Updating config file implementation/download.bit...
'1': Programming device...
done.
'1': Reading status register contents...
CRC error                                         :         0
IDCODE not validated while writing FDRI           :         0
DCM Locked                                        :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of VSEL pin 0                               :         1
value of VSEL pin 1                               :         1
value of VSEL pin 2                               :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from Done Pin                        :         1
SYNC word not found                               :         0
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1100 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT - '1': Programing completed successfully.
INFO:iMPACT - '1': Checking done pin....done.



Done!

At Local date and time: Sun Dec 13 17:01:26 2009
 make -f system.make exporttosdk started...

make: Nothing to be done for `exporttosdk'.


Done!

At Local date and time: Sun Dec 13 17:01:26 2009
 xps_sdk.bat -workspace C:\Projects\EDK_Trial_3\SDK\SDK_Workspace\ -hwspec C:\Projects\EDK_Trial_3\SDK\SDK_Export\hw\system.xml & started...

 


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Projects\EDK_Trial_3\__xps\system.filters

Done writing Tab View settings to:
	C:\Projects\EDK_Trial_3\__xps\system.gui

