Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/score_tb_isim_beh.exe" -prj "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/score_tb_beh.prj" "work.score_tb" "work.glbl" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/segment_display.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/score.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/score-tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module segment_display
Compiling module score
Compiling module score_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/152/Desktop/cs-m152a/lab_4/DDR/score_tb_isim_beh.exe
Fuse Memory Usage: 28556 KB
Fuse CPU Usage: 529 ms
