Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 12 21:17:11 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mtf7_core_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0               160256        0.037        0.000                      0               160256        0.192        0.000                       0                 48851  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk40_in_p               {0.000 12.000}       24.000          41.667          
  CLK_OUT4_usrclk_mmcm   {0.000 2.400}        4.800           208.333         
  clkfbout_usrclk_mmcm   {0.000 12.000}       24.000          41.667          
ext_clk_in               {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm_in  {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
pcie_clk                 {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm     {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm     {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk40_in_p                                                                                                                                                                 7.000        0.000                       0                     4  
  CLK_OUT4_usrclk_mmcm         0.059        0.000                      0               157839        0.037        0.000                      0               157839        1.758        0.000                       0                 48034  
  clkfbout_usrclk_mmcm                                                                                                                                                    22.592        0.000                       0                     3  
ext_clk_in                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_125M_ctoc_mmcm_in        1.524        0.000                      0                  228        0.108        0.000                      0                  228        3.000        0.000                       0                   111  
  clk_625M_ctoc_mmcm_in                                                                                                                                                    0.192        0.000                       0                    30  
  clkfbout_ctoc_mmcm_in                                                                                                                                                    6.591        0.000                       0                     3  
pcie_clk                       1.814        0.000                      0                 2104        0.084        0.000                      0                 2104        2.000        0.000                       0                   628  
  clk_125M_ctoc_mmcm           3.772        0.000                      0                   15        0.210        0.000                      0                   15        3.650        0.000                       0                    18  
  clk_625M_ctoc_mmcm                                                                                                                                                       0.192        0.000                       0                    16  
  clkfbout_ctoc_mmcm                                                                                                                                                       6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_clk            clk_125M_ctoc_mmcm        5.974        0.000                      0                   69        0.163        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_125M_ctoc_mmcm_in  clk_125M_ctoc_mmcm_in        7.126        0.000                      0                    1        0.311        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk40_in_p
  To Clock:  clk40_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_in_p
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { clk40_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         24.000      22.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I             n/a            1.409         24.000      22.592     BUFGCTRL_X0Y3     clk40_bufg/I
Min Period        n/a     IBUFDS_GTE2/I      n/a            1.408         24.000      22.592     IBUFDS_GTE2_X1Y3  clk40_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_usrclk_mmcm
  To Clock:  CLK_OUT4_usrclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_554_reg_2245536_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/layer3_out_2_V_reg_1866_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.213ns (27.848%)  route 3.143ns (72.152%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 9.948 - 4.800 ) 
    Source Clock Delay      (SCD):    6.614ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.464     6.614    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X134Y163       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_554_reg_2245536_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y163       FDRE (Prop_fdre_C_Q)         0.259     6.873 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_554_reg_2245536_reg[0]/Q
                         net (fo=2, routed)           0.931     7.804    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_554_reg_2245536[0]
    SLICE_X118Y182       LUT3 (Prop_lut3_I1_O)        0.047     7.851 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg[3]_i_4__0/O
                         net (fo=2, routed)           0.470     8.321    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg[3]_i_4__0_n_0
    SLICE_X118Y182       LUT4 (Prop_lut4_I3_O)        0.134     8.455 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg[3]_i_7__0/O
                         net (fo=1, routed)           0.000     8.455    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg[3]_i_7__0_n_0
    SLICE_X118Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.711 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[3]_i_1__0_n_0
    SLICE_X118Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.765 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[7]_i_1__0_n_0
    SLICE_X118Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.819 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.819    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[11]_i_1__0_n_0
    SLICE_X118Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.873 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.873    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[15]_i_1__0_n_0
    SLICE_X118Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.927 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[19]_i_1__0_n_0
    SLICE_X118Y187       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.092 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_2_int_reg_reg[23]_i_1__0/O[1]
                         net (fo=2, routed)           1.742    10.834    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_2_V_fu_2243091_p2[21]
    SLICE_X105Y240       LUT3 (Prop_lut3_I0_O)        0.136    10.970 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/layer3_out_2_V_reg_1866[21]_i_1/O
                         net (fo=1, routed)           0.000    10.970    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314_ap_return_2[21]
    SLICE_X105Y240       FDRE                                         r  my_test_algo/my_hls_label/layer3_out_2_V_reg_1866_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.098     9.948    my_test_algo/my_hls_label/ap_clk
    SLICE_X105Y240       FDRE                                         r  my_test_algo/my_hls_label/layer3_out_2_V_reg_1866_reg[21]/C
                         clock pessimism              1.113    11.061    
                         clock uncertainty           -0.090    10.971    
    SLICE_X105Y240       FDRE (Setup_fdre_C_D)        0.058    11.029    my_test_algo/my_hls_label/layer3_out_2_V_reg_1866_reg[21]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1072_reg_2245886_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/layer3_out_25_V_reg_1981_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.035ns (23.494%)  route 3.370ns (76.506%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 9.922 - 4.800 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.399     6.549    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X104Y164       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1072_reg_2245886_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y164       FDRE (Prop_fdre_C_Q)         0.259     6.808 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1072_reg_2245886_reg[1]/Q
                         net (fo=2, routed)           1.010     7.818    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1072_reg_2245886[1]
    SLICE_X112Y189       LUT3 (Prop_lut3_I2_O)        0.053     7.871 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg[3]_i_3/O
                         net (fo=2, routed)           0.474     8.345    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg[3]_i_3_n_0
    SLICE_X112Y189       LUT4 (Prop_lut4_I3_O)        0.138     8.483 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     8.483    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg[3]_i_6_n_0
    SLICE_X112Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.666 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.666    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[3]_i_1_n_0
    SLICE_X112Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.720 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.720    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[7]_i_1_n_0
    SLICE_X112Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.774 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[11]_i_1_n_0
    SLICE_X112Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.939 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_25_int_reg_reg[15]_i_1/O[1]
                         net (fo=2, routed)           1.887    10.826    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_25_V_fu_2243298_p2[13]
    SLICE_X108Y264       LUT3 (Prop_lut3_I0_O)        0.129    10.955 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/layer3_out_25_V_reg_1981[13]_i_1/O
                         net (fo=1, routed)           0.000    10.955    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314_ap_return_25[13]
    SLICE_X108Y264       FDRE                                         r  my_test_algo/my_hls_label/layer3_out_25_V_reg_1981_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.072     9.922    my_test_algo/my_hls_label/ap_clk
    SLICE_X108Y264       FDRE                                         r  my_test_algo/my_hls_label/layer3_out_25_V_reg_1981_reg[13]/C
                         clock pessimism              1.100    11.022    
                         clock uncertainty           -0.090    10.932    
    SLICE_X108Y264       FDRE (Setup_fdre_C_D)        0.086    11.018    my_test_algo/my_hls_label/layer3_out_25_V_reg_1981_reg[13]
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.259ns (5.661%)  route 4.316ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.160 - 4.800 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.214     6.364    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X98Y273        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDRE (Prop_fdre_C_Q)         0.259     6.623 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/Q
                         net (fo=1511, routed)        4.316    10.940    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.310    10.160    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[14]/C
                         clock pessimism              1.113    11.273    
                         clock uncertainty           -0.090    11.183    
    SLICE_X56Y303        FDRE (Setup_fdre_C_CE)      -0.178    11.005    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[14]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.259ns (5.661%)  route 4.316ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.160 - 4.800 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.214     6.364    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X98Y273        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDRE (Prop_fdre_C_Q)         0.259     6.623 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/Q
                         net (fo=1511, routed)        4.316    10.940    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.310    10.160    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[19]/C
                         clock pessimism              1.113    11.273    
                         clock uncertainty           -0.090    11.183    
    SLICE_X56Y303        FDRE (Setup_fdre_C_CE)      -0.178    11.005    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_12_reg_2711_reg[19]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_19_reg_2746_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.259ns (5.661%)  route 4.316ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.160 - 4.800 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.214     6.364    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X98Y273        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDRE (Prop_fdre_C_Q)         0.259     6.623 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_ce_reg_reg/Q
                         net (fo=1511, routed)        4.316    10.940    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_19_reg_2746_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.310    10.160    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X56Y303        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_19_reg_2746_reg[25]/C
                         clock pessimism              1.113    11.273    
                         clock uncertainty           -0.090    11.183    
    SLICE_X56Y303        FDRE (Setup_fdre_C_CE)      -0.178    11.005    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/mul_ln1192_19_reg_2746_reg[25]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/r_V_reg_59_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.236ns (5.089%)  route 4.401ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.643ns = ( 10.443 - 4.800 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.255     6.405    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X74Y299        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y299        FDRE (Prop_fdre_C_Q)         0.236     6.641 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/Q
                         net (fo=29, routed)          4.401    11.042    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/A[14]
    DSP48_X3Y40          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/r_V_reg_59_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.593    10.443    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/ap_clk
    DSP48_X3Y40          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/r_V_reg_59_reg/CLK
                         clock pessimism              1.100    11.543    
                         clock uncertainty           -0.090    11.453    
    DSP48_X3Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.341    11.112    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1996/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/r_V_reg_59_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.259ns (5.505%)  route 4.446ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 10.441 - 4.800 ) 
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.257     6.407    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X66Y296        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y296        FDRE (Prop_fdre_C_Q)         0.259     6.666 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[12]/Q
                         net (fo=29, routed)          4.446    11.112    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/A[12]
    DSP48_X3Y43          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/r_V_reg_59_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.591    10.441    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/ap_clk
    DSP48_X3Y43          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/r_V_reg_59_reg/CLK
                         clock pessimism              1.100    11.541    
                         clock uncertainty           -0.090    11.451    
    DSP48_X3Y43          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.261    11.190    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1666/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/r_V_reg_59_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.204ns (4.440%)  route 4.390ns (95.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 10.564 - 4.800 ) 
    Source Clock Delay      (SCD):    6.558ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.408     6.558    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X88Y304        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y304        FDRE (Prop_fdre_C_Q)         0.204     6.762 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[11]/Q
                         net (fo=29, routed)          4.390    11.153    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/A[11]
    DSP48_X0Y47          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/r_V_reg_59_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.714    10.564    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/ap_clk
    DSP48_X0Y47          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/r_V_reg_59_reg/CLK
                         clock pessimism              1.100    11.664    
                         clock uncertainty           -0.090    11.574    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.343    11.231    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1607/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/r_V_reg_59_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.236ns (5.174%)  route 4.325ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.576ns = ( 10.376 - 4.800 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.255     6.405    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X74Y299        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y299        FDRE (Prop_fdre_C_Q)         0.236     6.641 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_20_V_read_int_reg_reg[14]/Q
                         net (fo=29, routed)          4.325    10.966    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/A[14]
    DSP48_X4Y45          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/r_V_reg_59_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.526    10.376    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/ap_clk
    DSP48_X4Y45          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/r_V_reg_59_reg/CLK
                         clock pessimism              1.100    11.476    
                         clock uncertainty           -0.090    11.386    
    DSP48_X4Y45          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.341    11.045    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1894/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/r_V_reg_59_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.259ns (5.500%)  route 4.450ns (94.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.643ns = ( 10.443 - 4.800 ) 
    Source Clock Delay      (SCD):    6.403ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.253     6.403    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X68Y287        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y287        FDRE (Prop_fdre_C_Q)         0.259     6.662 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/data_21_V_read_int_reg_reg[21]/Q
                         net (fo=29, routed)          4.450    11.112    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/A[21]
    DSP48_X3Y41          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/r_V_reg_59_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       1.593    10.443    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/ap_clk
    DSP48_X3Y41          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/r_V_reg_59_reg/CLK
                         clock pessimism              1.100    11.543    
                         clock uncertainty           -0.090    11.453    
    DSP48_X3Y41          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    11.192    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1998/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1092_reg_2244566_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1093_reg_2245406_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.195ns (52.167%)  route 0.179ns (47.833%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.572     2.314    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X64Y200        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1092_reg_2244566_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y200        FDRE (Prop_fdre_C_Q)         0.118     2.432 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1092_reg_2244566_reg[21]/Q
                         net (fo=2, routed)           0.179     2.611    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1948/add_ln703_1093_reg_2245406_reg[23][21]
    SLICE_X65Y199        LUT4 (Prop_lut4_I2_O)        0.028     2.639 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1948/add_ln703_1093_reg_2245406[23]_i_7/O
                         net (fo=1, routed)           0.000     2.639    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1948/add_ln703_1093_reg_2245406[23]_i_7_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.688 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1948/add_ln703_1093_reg_2245406_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.688    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1093_fu_2241972_p2[21]
    SLICE_X65Y199        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1093_reg_2245406_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.846     2.974    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X65Y199        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1093_reg_2245406_reg[21]/C
                         clock pessimism             -0.394     2.580    
    SLICE_X65Y199        FDRE (Hold_fdre_C_D)         0.071     2.651    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/add_ln703_1093_reg_2245406_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_ce_reg_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/buff1_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.285%)  route 0.103ns (50.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.544     2.286    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_clk
    SLICE_X71Y273        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_ce_reg_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y273        FDRE (Prop_fdre_C_Q)         0.100     2.386 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_ce_reg_reg_replica_8/Q
                         net (fo=55, routed)          0.103     2.489    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/ce_repN_8_alias
    DSP48_X5Y109         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/buff1_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.804     2.932    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/ap_clk
    DSP48_X5Y109         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/buff1_reg/CLK
                         clock pessimism             -0.578     2.354    
    DSP48_X5Y109         DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     2.439    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/myproject_mul_24s_12ns_35_4_0_U108/myproject_mul_24s_12ns_35_4_0_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.175ns (39.529%)  route 0.268ns (60.471%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.529     2.271    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_clk
    SLICE_X111Y298       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y298       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[33]/Q
                         net (fo=2, routed)           0.268     2.639    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974[33]
    SLICE_X110Y305       LUT1 (Prop_lut1_I0_O)        0.028     2.667 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry__4_i_3/O
                         net (fo=1, routed)           0.000     2.667    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry__4_i_3_n_0
    SLICE_X110Y305       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.714 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry__4/O[1]
                         net (fo=2, routed)           0.000     2.714    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2[33]
    SLICE_X110Y305       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.835     2.963    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_clk
    SLICE_X110Y305       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[20]/C
                         clock pessimism             -0.394     2.569    
    SLICE_X110Y305       FDRE (Hold_fdre_C_D)         0.090     2.659    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__137/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/r_V_reg_59_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.048%)  route 0.100ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.637     2.379    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X64Y308        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__137/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y308        FDRE (Prop_fdre_C_Q)         0.118     2.497 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__137/Q
                         net (fo=10, routed)          0.100     2.597    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/r_V_reg_59_reg_0
    DSP48_X4Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/r_V_reg_59_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.921     3.049    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/ap_clk
    DSP48_X4Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/r_V_reg_59_reg/CLK
                         clock pessimism             -0.598     2.451    
    DSP48_X4Y122         DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     2.536    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1497/r_V_reg_59_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_return_16_int_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/layer13_out_16_V_reg_2861_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.133ns (51.580%)  route 0.125ns (48.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.614     2.356    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_clk
    SLICE_X117Y301       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_return_16_int_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y301       FDRE (Prop_fdre_C_Q)         0.100     2.456 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_return_16_int_reg_reg[2]/Q
                         net (fo=1, routed)           0.125     2.581    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ap_return_16_int_reg__0__0[2]
    SLICE_X117Y299       LUT3 (Prop_lut3_I1_O)        0.033     2.614 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/layer13_out_16_V_reg_2861[2]_i_1/O
                         net (fo=1, routed)           0.000     2.614    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524_ap_return_16[2]
    SLICE_X117Y299       FDRE                                         r  my_test_algo/my_hls_label/layer13_out_16_V_reg_2861_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.741     2.869    my_test_algo/my_hls_label/ap_clk
    SLICE_X117Y299       FDRE                                         r  my_test_algo/my_hls_label/layer13_out_16_V_reg_2861_reg[2]/C
                         clock pessimism             -0.394     2.475    
    SLICE_X117Y299       FDRE (Hold_fdre_C_D)         0.075     2.550    my_test_algo/my_hls_label/layer13_out_16_V_reg_2861_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ap_return_3_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/layer2_out_3_V_reg_1756_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.133ns (51.580%)  route 0.125ns (48.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.636     2.378    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ap_clk
    SLICE_X75Y301        FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ap_return_3_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y301        FDRE (Prop_fdre_C_Q)         0.100     2.478 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ap_return_3_int_reg_reg[5]/Q
                         net (fo=1, routed)           0.125     2.603    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/ap_return_3_int_reg__0[5]
    SLICE_X75Y299        LUT3 (Prop_lut3_I1_O)        0.033     2.636 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/layer2_out_3_V_reg_1756[5]_i_1/O
                         net (fo=1, routed)           0.000     2.636    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574_ap_return_3[5]
    SLICE_X75Y299        FDRE                                         r  my_test_algo/my_hls_label/layer2_out_3_V_reg_1756_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.762     2.890    my_test_algo/my_hls_label/ap_clk
    SLICE_X75Y299        FDRE                                         r  my_test_algo/my_hls_label/layer2_out_3_V_reg_1756_reg[5]/C
                         clock pessimism             -0.394     2.496    
    SLICE_X75Y299        FDRE (Hold_fdre_C_D)         0.075     2.571    my_test_algo/my_hls_label/layer2_out_3_V_reg_1756_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.175ns (38.399%)  route 0.281ns (61.601%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.528     2.270    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_clk
    SLICE_X111Y296       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y296       FDRE (Prop_fdre_C_Q)         0.100     2.370 f  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974_reg[13]/Q
                         net (fo=2, routed)           0.281     2.651    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/mul_ln1192_7_reg_3974[13]
    SLICE_X110Y300       LUT1 (Prop_lut1_I0_O)        0.028     2.679 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.679    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry_i_1_n_0
    SLICE_X110Y300       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.726 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2_carry/O[1]
                         net (fo=2, routed)           0.000     2.726    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/add_ln1192_20_fu_3516_p2[13]
    SLICE_X110Y300       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.836     2.964    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_clk
    SLICE_X110Y300       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[0]/C
                         clock pessimism             -0.394     2.570    
    SLICE_X110Y300       FDRE (Hold_fdre_C_D)         0.090     2.660    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ap_return_20_int_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_1_fu_548/trunc_ln319_39_reg_3579_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.230%)  route 0.310ns (70.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.541     2.283    my_test_algo/my_hls_label/grp_tanh_1_fu_548/ap_clk
    SLICE_X97Y296        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/trunc_ln319_39_reg_3579_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y296        FDRE (Prop_fdre_C_Q)         0.100     2.383 r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/trunc_ln319_39_reg_3579_reg[0]/Q
                         net (fo=1, routed)           0.310     2.693    my_test_algo/my_hls_label/grp_tanh_1_fu_548/trunc_ln319_39_reg_3579[0]
    SLICE_X79Y301        LUT2 (Prop_lut2_I0_O)        0.028     2.721 r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704[0]_i_1/O
                         net (fo=1, routed)           0.000     2.721    my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704[0]_i_1_n_0
    SLICE_X79Y301        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.858     2.986    my_test_algo/my_hls_label/grp_tanh_1_fu_548/ap_clk
    SLICE_X79Y301        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704_reg[0]/C
                         clock pessimism             -0.394     2.592    
    SLICE_X79Y301        FDSE (Hold_fdse_C_D)         0.060     2.652    my_test_algo/my_hls_label/grp_tanh_1_fu_548/select_ln322_15_reg_3704_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_381_reg_2440945_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_382_reg_2441830_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.275ns (77.199%)  route 0.081ns (22.801%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.707     2.449    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_clk
    SLICE_X211Y249       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_381_reg_2440945_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.100     2.549 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_381_reg_2440945_reg[0]/Q
                         net (fo=2, routed)           0.081     2.630    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/Q[0]
    SLICE_X210Y249       LUT3 (Prop_lut3_I2_O)        0.028     2.658 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/add_ln703_382_reg_2441830[3]_i_8/O
                         net (fo=1, routed)           0.000     2.658    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/add_ln703_382_reg_2441830[3]_i_8_n_0
    SLICE_X210Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.764 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/add_ln703_382_reg_2441830_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.764    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/add_ln703_382_reg_2441830_reg[3]_i_1_n_0
    SLICE_X210Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.805 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_1959/add_ln703_382_reg_2441830_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.805    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_382_fu_2437609_p2[4]
    SLICE_X210Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_382_reg_2441830_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.902     3.030    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_clk
    SLICE_X210Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_382_reg_2441830_reg[4]/C
                         clock pessimism             -0.386     2.644    
    SLICE_X210Y250       FDRE (Hold_fdre_C_D)         0.092     2.736    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/add_ln703_382_reg_2441830_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/mul_ln1192_29_reg_5329_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_return_12_int_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.197ns (58.439%)  route 0.140ns (41.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.523     2.265    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_clk
    SLICE_X104Y263       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/mul_ln1192_29_reg_5329_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y263       FDRE (Prop_fdre_C_Q)         0.118     2.383 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/mul_ln1192_29_reg_5329_reg[19]/Q
                         net (fo=1, routed)           0.140     2.523    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/mul_ln1192_29_reg_5329[19]
    SLICE_X109Y264       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.602 r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/add_ln1192_31_fu_4609_p2_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.602    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/add_ln1192_31_fu_4609_p2[19]
    SLICE_X109Y264       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_return_12_int_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=48032, routed)       0.728     2.856    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_clk
    SLICE_X109Y264       FDRE                                         r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_return_12_int_reg_reg[6]/C
                         clock pessimism             -0.394     2.462    
    SLICE_X109Y264       FDRE (Hold_fdre_C_D)         0.070     2.532    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_406/ap_return_12_int_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_usrclk_mmcm
Waveform(ns):       { 0.000 2.400 }
Period(ns):         4.800
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X4Y99      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_10_fu_2548_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X5Y94      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_11_fu_2553_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X4Y102     my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_12_fu_2558_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X4Y96      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_13_fu_2563_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X4Y103     my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_14_fu_2568_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X3Y98      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_15_fu_2573_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X3Y103     my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_16_fu_2578_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X5Y98      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_17_fu_2583_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X3Y101     my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_18_fu_2588_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X4Y100     my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/add_ln703_19_fu_2593_p2/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.800       208.560    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y261    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y261    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X42Y269    my_test_algo/doutDbg3_reg[23]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X96Y314    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X96Y314    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X96Y314    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X74Y313    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[8]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_usrclk_mmcm
  To Clock:  clkfbout_usrclk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_usrclk_mmcm
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         24.000      22.592     BUFGCTRL_X0Y5    usrclk_mmcm_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_in
  To Clock:  ext_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ext_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.368ns (5.891%)  route 5.879ns (94.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 6.265 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y266       FDRE (Prop_fdre_C_Q)         0.236    -2.110 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.465    -1.646    ctoc/phase_done
    SLICE_X168Y266       LUT1 (Prop_lut1_I0_O)        0.132    -1.514 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.415     3.901    ctoc/phase_done_n
    SLICE_X46Y294        FDRE                                         r  ctoc/phase_done_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.241     6.265    ctoc/clk_125M_in
    SLICE_X46Y294        FDRE                                         r  ctoc/phase_done_r_reg[13]/C
                         clock pessimism             -0.706     5.559    
                         clock uncertainty           -0.063     5.496    
    SLICE_X46Y294        FDRE (Setup_fdre_C_D)       -0.071     5.425    ctoc/phase_done_r_reg[13]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 0.368ns (6.150%)  route 5.615ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y266       FDRE (Prop_fdre_C_Q)         0.236    -2.110 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.465    -1.646    ctoc/phase_done
    SLICE_X168Y266       LUT1 (Prop_lut1_I0_O)        0.132    -1.514 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.151     3.637    ctoc/phase_done_n
    SLICE_X50Y294        FDRE                                         r  ctoc/phase_done_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y294        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y294        FDRE (Setup_fdre_C_D)       -0.093     5.356    ctoc/phase_done_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.356    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[9].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[44]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 0.468ns (8.412%)  route 5.095ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 6.282 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.357    -2.338    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y286        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468    -1.870 r  ctoc/serdes_loop[9].isd/Q2
                         net (fo=2, routed)           5.095     3.225    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[48]
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.259     6.282    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.576    
                         clock uncertainty           -0.063     5.513    
    RAMB36_X3Y54         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[44])
                                                     -0.543     4.970    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.368ns (6.179%)  route 5.587ns (93.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 6.217 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y266       FDRE (Prop_fdre_C_Q)         0.236    -2.110 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.465    -1.646    ctoc/phase_done
    SLICE_X168Y266       LUT1 (Prop_lut1_I0_O)        0.132    -1.514 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.123     3.609    ctoc/phase_done_n
    SLICE_X50Y293        FDRE                                         r  ctoc/phase_done_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.193     6.217    ctoc/clk_125M_in
    SLICE_X50Y293        FDRE                                         r  ctoc/phase_done_r_reg[7]/C
                         clock pessimism             -0.706     5.511    
                         clock uncertainty           -0.063     5.448    
    SLICE_X50Y293        FDRE (Setup_fdre_C_D)       -0.093     5.355    ctoc/phase_done_r_reg[7]
  -------------------------------------------------------------------
                         required time                          5.355    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[9].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[41]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.468ns (8.648%)  route 4.944ns (91.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 6.282 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.357    -2.338    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y286        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468    -1.870 r  ctoc/serdes_loop[9].isd/Q5
                         net (fo=2, routed)           4.944     3.073    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[45]
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.259     6.282    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.576    
                         clock uncertainty           -0.063     5.513    
    RAMB36_X3Y54         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[41])
                                                     -0.543     4.970    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.368ns (6.370%)  route 5.409ns (93.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 6.213 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y266       FDRE (Prop_fdre_C_Q)         0.236    -2.110 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.465    -1.646    ctoc/phase_done
    SLICE_X168Y266       LUT1 (Prop_lut1_I0_O)        0.132    -1.514 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.945     3.431    ctoc/phase_done_n
    SLICE_X48Y285        FDRE                                         r  ctoc/phase_done_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.189     6.213    ctoc/clk_125M_in
    SLICE_X48Y285        FDRE                                         r  ctoc/phase_done_r_reg[5]/C
                         clock pessimism             -0.706     5.507    
                         clock uncertainty           -0.063     5.444    
    SLICE_X48Y285        FDRE (Setup_fdre_C_D)       -0.096     5.348    ctoc/phase_done_r_reg[5]
  -------------------------------------------------------------------
                         required time                          5.348    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[3].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[18]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.468ns (8.792%)  route 4.855ns (91.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 6.282 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.347    -2.348    ctoc/clk_125M_in
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y278        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468    -1.880 r  ctoc/serdes_loop[3].isd/Q2
                         net (fo=2, routed)           4.855     2.975    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[18]
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.259     6.282    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.576    
                         clock uncertainty           -0.063     5.513    
    RAMB36_X3Y54         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[18])
                                                     -0.543     4.970    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[3].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.468ns (8.906%)  route 4.787ns (91.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 6.282 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.347    -2.348    ctoc/clk_125M_in
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y278        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468    -1.880 r  ctoc/serdes_loop[3].isd/Q3
                         net (fo=2, routed)           4.787     2.907    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[17]
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.259     6.282    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.576    
                         clock uncertainty           -0.063     5.513    
    RAMB36_X3Y54         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[17])
                                                     -0.543     4.970    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 0.368ns (6.826%)  route 5.023ns (93.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y266       FDRE (Prop_fdre_C_Q)         0.236    -2.110 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.465    -1.646    ctoc/phase_done
    SLICE_X168Y266       LUT1 (Prop_lut1_I0_O)        0.132    -1.514 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.559     3.045    ctoc/phase_done_n
    SLICE_X54Y287        FDRE                                         r  ctoc/phase_done_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.177     6.201    ctoc/clk_125M_in
    SLICE_X54Y287        FDRE                                         r  ctoc/phase_done_r_reg[0]/C
                         clock pessimism             -0.706     5.495    
                         clock uncertainty           -0.063     5.432    
    SLICE_X54Y287        FDRE (Setup_fdre_C_D)       -0.093     5.339    ctoc/phase_done_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 ctoc/serdes_loop[9].isd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[43]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.468ns (9.405%)  route 4.508ns (90.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 6.282 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.357    -2.338    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y286        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468    -1.870 r  ctoc/serdes_loop[9].isd/Q3
                         net (fo=2, routed)           4.508     2.637    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[47]
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.259     6.282    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.706     5.576    
                         clock uncertainty           -0.063     5.513    
    RAMB36_X3Y54         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[43])
                                                     -0.543     4.970    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.734    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y273        FDPE (Prop_fdpe_C_Q)         0.100    -0.634 r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.579    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X49Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.798    -0.600    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.134    -0.734    
    SLICE_X49Y273        FDPE (Hold_fdpe_C_D)         0.047    -0.687    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.132ns (54.728%)  route 0.109ns (45.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.607    -0.720    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.100    -0.620 f  ctoc/FSM_onehot_bs_st_reg[0]/Q
                         net (fo=19, routed)          0.109    -0.511    ctoc/bs_bits0
    SLICE_X168Y266       LUT5 (Prop_lut5_I2_O)        0.032    -0.479 r  ctoc/bs_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    ctoc/bs_cnt[1]_i_1_n_0
    SLICE_X168Y266       FDRE                                         r  ctoc/bs_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/bs_cnt_reg[1]/C
                         clock pessimism             -0.123    -0.709    
    SLICE_X168Y266       FDRE (Hold_fdre_C_D)         0.096    -0.613    ctoc/bs_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.130ns (53.213%)  route 0.114ns (46.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X169Y263       FDRE                                         r  ctoc/phdone_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y263       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/phdone_to_reg[1]/Q
                         net (fo=8, routed)           0.114    -0.505    ctoc/phdone_to_reg[1]
    SLICE_X168Y263       LUT5 (Prop_lut5_I2_O)        0.030    -0.475 r  ctoc/phdone_to[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.475    ctoc/p_0_in__0[4]
    SLICE_X168Y263       FDRE                                         r  ctoc/phdone_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.814    -0.584    ctoc/clk_125M_in
    SLICE_X168Y263       FDRE                                         r  ctoc/phdone_to_reg[4]/C
                         clock pessimism             -0.124    -0.708    
    SLICE_X168Y263       FDRE (Hold_fdre_C_D)         0.096    -0.612    ctoc/phdone_to_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/psen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.611    -0.716    ctoc/clk_125M_in
    SLICE_X168Y258       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y258       FDRE (Prop_fdre_C_Q)         0.107    -0.609 f  ctoc/core_phase_inc_rr_reg/Q
                         net (fo=1, routed)           0.054    -0.556    ctoc/core_phase_inc_rr
    SLICE_X168Y258       LUT5 (Prop_lut5_I3_O)        0.064    -0.492 r  ctoc/psen_i_1/O
                         net (fo=1, routed)           0.000    -0.492    ctoc/psen_i_1_n_0
    SLICE_X168Y258       FDRE                                         r  ctoc/psen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.818    -0.580    ctoc/clk_125M_in
    SLICE_X168Y258       FDRE                                         r  ctoc/psen_reg/C
                         clock pessimism             -0.136    -0.716    
    SLICE_X168Y258       FDRE (Hold_fdre_C_D)         0.087    -0.629    ctoc/psen_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.965%)  route 0.109ns (46.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.607    -0.720    ctoc/clk_125M_in
    SLICE_X169Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y266       FDRE (Prop_fdre_C_Q)         0.100    -0.620 f  ctoc/FSM_onehot_bs_st_reg[0]/Q
                         net (fo=19, routed)          0.109    -0.511    ctoc/bs_bits0
    SLICE_X168Y266       LUT4 (Prop_lut4_I1_O)        0.028    -0.483 r  ctoc/bs_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    ctoc/bs_cnt[0]_i_1_n_0
    SLICE_X168Y266       FDRE                                         r  ctoc/bs_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    SLICE_X168Y266       FDRE                                         r  ctoc/bs_cnt_reg[0]/C
                         clock pessimism             -0.123    -0.709    
    SLICE_X168Y266       FDRE (Hold_fdre_C_D)         0.087    -0.622    ctoc/bs_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ctoc/bitslip_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].isd/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.136%)  route 0.149ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X169Y286       FDRE                                         r  ctoc/bitslip_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y286       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/bitslip_reg[9]/Q
                         net (fo=1, routed)           0.149    -0.470    ctoc/bitslip_reg_n_0_[9]
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
                         clock pessimism             -0.102    -0.681    
    ILOGIC_X1Y286        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067    -0.614    ctoc/serdes_loop[9].isd
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.826%)  route 0.114ns (47.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X169Y263       FDRE                                         r  ctoc/phdone_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y263       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/phdone_to_reg[1]/Q
                         net (fo=8, routed)           0.114    -0.505    ctoc/phdone_to_reg[1]
    SLICE_X168Y263       LUT4 (Prop_lut4_I0_O)        0.028    -0.477 r  ctoc/phdone_to[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    ctoc/p_0_in__0[3]
    SLICE_X168Y263       FDRE                                         r  ctoc/phdone_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.814    -0.584    ctoc/clk_125M_in
    SLICE_X168Y263       FDRE                                         r  ctoc/phdone_to_reg[3]/C
                         clock pessimism             -0.124    -0.708    
    SLICE_X168Y263       FDRE (Hold_fdre_C_D)         0.087    -0.621    ctoc/phdone_to_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ctoc/bitslip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].isd/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.136%)  route 0.149ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.602    -0.725    ctoc/clk_125M_in
    SLICE_X169Y278       FDRE                                         r  ctoc/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y278       FDRE (Prop_fdre_C_Q)         0.100    -0.625 r  ctoc/bitslip_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.476    ctoc/bitslip_reg_n_0_[3]
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    ILOGIC_X1Y278        ISERDESE2                                    r  ctoc/serdes_loop[3].isd/CLKDIV
                         clock pessimism             -0.102    -0.688    
    ILOGIC_X1Y278        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067    -0.621    ctoc/serdes_loop[3].isd
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y265       FDRE (Prop_fdre_C_Q)         0.118    -0.601 r  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.084    -0.517    ctoc/bs_bits
    SLICE_X169Y265       LUT5 (Prop_lut5_I1_O)        0.030    -0.487 r  ctoc/bs_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    ctoc/bs_bits[2]_i_1_n_0
    SLICE_X169Y265       FDRE                                         r  ctoc/bs_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X169Y265       FDRE                                         r  ctoc/bs_bits_reg[2]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X169Y265       FDRE (Hold_fdre_C_D)         0.075    -0.633    ctoc/bs_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/core_phase_inc_rr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.610    -0.717    ctoc/clk_125M_in
    SLICE_X169Y260       FDRE                                         r  ctoc/core_phase_inc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y260       FDRE (Prop_fdre_C_Q)         0.100    -0.617 r  ctoc/core_phase_inc_r_reg/Q
                         net (fo=2, routed)           0.106    -0.511    ctoc/core_phase_inc_r
    SLICE_X168Y258       FDRE                                         r  ctoc/core_phase_inc_rr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.818    -0.580    ctoc/clk_125M_in
    SLICE_X168Y258       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
                         clock pessimism             -0.122    -0.702    
    SLICE_X168Y258       FDRE (Hold_fdre_C_D)         0.042    -0.660    ctoc/core_phase_inc_rr_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         8.000       6.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         8.000       6.161      RAMB36_X3Y54     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   ctoc/ctoc_mmcm_in_/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y295    ctoc/serdes_loop[13].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y279    ctoc/serdes_loop[1].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y273    ctoc/serdes_loop[2].isd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y274    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y274    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X169Y265   ctoc/bs_bits_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y266   ctoc/bs_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y266   ctoc/bs_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y258   ctoc/core_phase_inc_rr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X48Y273    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X48Y273    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y274    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y274    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y266   ctoc/FSM_onehot_bs_st_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y265   ctoc/FSM_onehot_bs_st_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y265   ctoc/FSM_onehot_bs_st_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y266   ctoc/FSM_onehot_bs_st_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y278   ctoc/bitslip_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y286   ctoc/bitslip_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm_in
  To Clock:  clk_625M_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y17   ctoc/ctoc_mmcm_in_/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm_in
  To Clock:  clkfbout_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19   ctoc/ctoc_mmcm_in_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  pcie_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.266ns (4.709%)  route 5.383ns (95.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    ctoc/CLK
    SLICE_X39Y241        FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y241        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.616     4.770    imem/m_axi\\.wvalid
    SLICE_X39Y238        LUT3 (Prop_lut3_I0_O)        0.043     4.813 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.767     9.580    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y43         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.217    11.520    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y43         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.314    11.834    
                         clock uncertainty           -0.035    11.799    
    RAMB36_X4Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.395    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.266ns (4.779%)  route 5.301ns (95.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 11.525 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    ctoc/CLK
    SLICE_X39Y241        FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y241        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.616     4.770    imem/m_axi\\.wvalid
    SLICE_X39Y238        LUT3 (Prop_lut3_I0_O)        0.043     4.813 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.685     9.498    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y42         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.222    11.525    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y42         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.314    11.839    
                         clock uncertainty           -0.035    11.804    
    RAMB36_X4Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.400    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.266ns (4.871%)  route 5.195ns (95.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 11.527 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    ctoc/CLK
    SLICE_X39Y241        FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y241        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.616     4.770    imem/m_axi\\.wvalid
    SLICE_X39Y238        LUT3 (Prop_lut3_I0_O)        0.043     4.813 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.579     9.392    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y41         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.224    11.527    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y41         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.314    11.841    
                         clock uncertainty           -0.035    11.806    
    RAMB36_X4Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.402    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.223ns (4.143%)  route 5.160ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 11.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X41Y242        FDRE                                         r  imem/addr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y242        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/addr_cnt_reg[7]/Q
                         net (fo=65, routed)          5.160     9.314    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.458    11.761    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.002    
                         clock uncertainty           -0.035    11.967    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    11.551    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.223ns (4.171%)  route 5.123ns (95.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 11.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    imem/CLK
    SLICE_X39Y245        FDRE                                         r  imem/addr_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y245        FDRE (Prop_fdre_C_Q)         0.223     4.156 r  imem/addr_cnt_reg[14]/Q
                         net (fo=65, routed)          5.123     9.280    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.458    11.761    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.002    
                         clock uncertainty           -0.035    11.967    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    11.551    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 11.529 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    ctoc/CLK
    SLICE_X39Y241        FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y241        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.616     4.770    imem/m_axi\\.wvalid
    SLICE_X39Y238        LUT3 (Prop_lut3_I0_O)        0.043     4.813 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.262     9.076    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y40         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.226    11.529    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y40         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.314    11.843    
                         clock uncertainty           -0.035    11.808    
    RAMB36_X4Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.404    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.223ns (4.312%)  route 4.948ns (95.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 11.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X41Y242        FDRE                                         r  imem/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y242        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/addr_cnt_reg[0]/Q
                         net (fo=66, routed)          4.948     9.102    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.458    11.761    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.002    
                         clock uncertainty           -0.035    11.967    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    11.551    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.223ns (4.357%)  route 4.895ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X41Y242        FDRE                                         r  imem/addr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y242        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/addr_cnt_reg[7]/Q
                         net (fo=65, routed)          4.895     9.049    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.461    11.764    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.005    
                         clock uncertainty           -0.035    11.970    
    RAMB36_X3Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    11.554    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.266ns (5.260%)  route 4.791ns (94.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 11.699 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    ctoc/CLK
    SLICE_X39Y241        FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y241        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.616     4.770    imem/m_axi\\.wvalid
    SLICE_X39Y238        LUT3 (Prop_lut3_I0_O)        0.043     4.813 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          4.175     8.988    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396    11.699    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.940    
                         clock uncertainty           -0.035    11.905    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.501    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.223ns (4.389%)  route 4.858ns (95.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    imem/CLK
    SLICE_X39Y245        FDRE                                         r  imem/addr_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y245        FDRE (Prop_fdre_C_Q)         0.223     4.156 r  imem/addr_cnt_reg[14]/Q
                         net (fo=65, routed)          4.858     9.015    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.461    11.764    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.005    
                         clock uncertainty           -0.035    11.970    
    RAMB36_X3Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    11.554    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ctoc/empty_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.178ns (41.441%)  route 0.252ns (58.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483     2.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.228     3.532    ctoc/CLK
    SLICE_X47Y272        FDRE                                         r  ctoc/empty_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y272        FDRE (Prop_fdre_C_Q)         0.178     3.710 f  ctoc/empty_rr_reg/Q
                         net (fo=1, routed)           0.252     3.961    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396     3.927    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y54         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.346     3.581    
    RAMB36_X3Y54         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     3.877    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.650     1.559    crb/CLK
    SLICE_X37Y235        FDRE                                         r  crb/control_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y235        FDRE (Prop_fdre_C_Q)         0.100     1.659 r  crb/control_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.714    crb/control_reg_reg_n_0_[6]
    SLICE_X36Y235        LUT4 (Prop_lut4_I2_O)        0.028     1.742 r  crb/r_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.742    crb/p_1_in[6]
    SLICE_X36Y235        FDRE                                         r  crb/r_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.852     2.076    crb/CLK
    SLICE_X36Y235        FDRE                                         r  crb/r_out_reg[6]/C
                         clock pessimism             -0.507     1.570    
    SLICE_X36Y235        FDRE (Hold_fdre_C_D)         0.087     1.657    crb/r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.446%)  route 0.389ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.654     1.563    imem/CLK
    SLICE_X39Y245        FDRE                                         r  imem/addr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y245        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  imem/addr_cnt_reg[8]/Q
                         net (fo=65, routed)          0.389     2.052    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.872     2.096    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.316     1.780    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.963    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.645     1.554    crb/CLK
    SLICE_X41Y220        FDRE                                         r  crb/control_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.100     1.654 r  crb/control_reg_reg[56]/Q
                         net (fo=1, routed)           0.081     1.734    cp/r_out_reg[63][24]
    SLICE_X40Y220        LUT2 (Prop_lut2_I1_O)        0.028     1.762 r  cp/r_out[56]_i_1/O
                         net (fo=1, routed)           0.000     1.762    crb/D[24]
    SLICE_X40Y220        FDRE                                         r  crb/r_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.845     2.069    crb/CLK
    SLICE_X40Y220        FDRE                                         r  crb/r_out_reg[56]/C
                         clock pessimism             -0.505     1.565    
    SLICE_X40Y220        FDRE (Hold_fdre_C_D)         0.087     1.652    crb/r_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.504%)  route 0.413ns (80.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.653     1.562    imem/CLK
    SLICE_X41Y242        FDRE                                         r  imem/addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y242        FDRE (Prop_fdre_C_Q)         0.100     1.662 r  imem/addr_cnt_reg[5]/Q
                         net (fo=65, routed)          0.413     2.074    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.872     2.096    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.316     1.780    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.963    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.642     1.551    crb/CLK
    SLICE_X43Y226        FDRE                                         r  crb/control_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.100     1.651 r  crb/control_reg_reg[23]/Q
                         net (fo=1, routed)           0.083     1.733    crb/control_reg_reg_n_0_[23]
    SLICE_X42Y226        LUT4 (Prop_lut4_I2_O)        0.028     1.761 r  crb/r_out[23]_i_1/O
                         net (fo=1, routed)           0.000     1.761    crb/p_1_in[23]
    SLICE_X42Y226        FDRE                                         r  crb/r_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.841     2.065    crb/CLK
    SLICE_X42Y226        FDRE                                         r  crb/r_out_reg[23]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X42Y226        FDRE (Hold_fdre_C_D)         0.087     1.649    crb/r_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.118ns (22.817%)  route 0.399ns (77.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.654     1.563    imem/CLK
    SLICE_X40Y243        FDRE                                         r  imem/addr_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_fdre_C_Q)         0.118     1.681 r  imem/addr_cnt_reg[10]/Q
                         net (fo=65, routed)          0.399     2.080    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.872     2.096    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.316     1.780    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.963    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.666%)  route 0.111ns (46.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.650     1.559    crb/CLK
    SLICE_X43Y235        FDRE                                         r  crb/control_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_fdre_C_Q)         0.100     1.659 r  crb/control_reg_reg[28]/Q
                         net (fo=1, routed)           0.111     1.769    crb/control_reg_reg_n_0_[28]
    SLICE_X44Y235        LUT4 (Prop_lut4_I2_O)        0.028     1.797 r  crb/r_out[28]_i_1/O
                         net (fo=1, routed)           0.000     1.797    crb/p_1_in[28]
    SLICE_X44Y235        FDRE                                         r  crb/r_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.851     2.075    crb/CLK
    SLICE_X44Y235        FDRE                                         r  crb/r_out_reg[28]/C
                         clock pessimism             -0.484     1.592    
    SLICE_X44Y235        FDRE (Hold_fdre_C_D)         0.087     1.679    crb/r_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.423%)  route 0.255ns (63.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.637     1.546    crb/CLK
    SLICE_X34Y250        FDRE                                         r  crb/control_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y250        FDRE (Prop_fdre_C_Q)         0.118     1.664 r  crb/control_reg_reg[15]/Q
                         net (fo=1, routed)           0.255     1.918    crb/control_reg_reg_n_0_[15]
    SLICE_X37Y248        LUT4 (Prop_lut4_I2_O)        0.028     1.946 r  crb/r_out[15]_i_1/O
                         net (fo=1, routed)           0.000     1.946    crb/p_1_in[15]
    SLICE_X37Y248        FDRE                                         r  crb/r_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.858     2.082    crb/CLK
    SLICE_X37Y248        FDRE                                         r  crb/r_out_reg[15]/C
                         clock pessimism             -0.316     1.767    
    SLICE_X37Y248        FDRE (Hold_fdre_C_D)         0.060     1.827    crb/r_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.588%)  route 0.404ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.653     1.562    imem/CLK
    SLICE_X40Y241        FDRE                                         r  imem/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y241        FDRE (Prop_fdre_C_Q)         0.118     1.680 r  imem/addr_cnt_reg[2]/Q
                         net (fo=65, routed)          0.404     2.084    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.872     2.096    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.316     1.780    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.963    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.839         8.000       6.161      RAMB36_X3Y54     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y49     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y51     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y48     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y49     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y46     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y50     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y52     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y41     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y42     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[61]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[63]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X42Y220    cp/s_axo\\.rdata_reg[63]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X40Y240    cp/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X39Y239    cp/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X37Y240    cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X40Y242    cp/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X36Y243    cp/addr_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X36Y243    cp/addr_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X38Y245    cp/addr_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X38Y245    cp/addr_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.223ns (6.052%)  route 3.462ns (93.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.462     7.498    ctoc/rst_osd
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.241    11.786    
                         clock uncertainty           -0.063    11.723    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.270    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.223ns (6.209%)  route 3.369ns (93.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.369     7.405    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.241    11.787    
                         clock uncertainty           -0.063    11.724    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.271    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.223ns (6.492%)  route 3.212ns (93.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.212     7.249    ctoc/rst_osd
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.241    11.792    
                         clock uncertainty           -0.063    11.729    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.276    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.223ns (7.055%)  route 2.938ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.938     6.974    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.063    11.767    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.314    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.223ns (9.791%)  route 2.055ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.055     6.091    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.223ns (9.928%)  route 2.023ns (90.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.023     6.059    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.321    11.907    
                         clock uncertainty           -0.063    11.844    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.391    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.223ns (10.065%)  route 1.993ns (89.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.993     6.029    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.321    11.911    
                         clock uncertainty           -0.063    11.848    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.395    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.223ns (10.744%)  route 1.853ns (89.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.853     5.889    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.223ns (10.869%)  route 1.829ns (89.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 11.579 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.829     5.865    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.273    11.579    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism              0.321    11.899    
                         clock uncertainty           -0.063    11.836    
    OLOGIC_X1Y273        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.383    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.223ns (11.231%)  route 1.763ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 11.581 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.280     3.813    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.763     5.799    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.275    11.581    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism              0.321    11.901    
                         clock uncertainty           -0.063    11.838    
    OLOGIC_X1Y277        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.385    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  5.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ctoc/rst_isd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_osd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_isd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_isd_r_reg/Q
                         net (fo=1, routed)           0.148     1.724    ctoc/rst_isd_r
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.770     1.996    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
                         clock pessimism             -0.521     1.476    
    SLICE_X145Y279       FDRE (Hold_fdre_C_D)         0.038     1.514    ctoc/rst_osd_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.100ns (9.877%)  route 0.912ns (90.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.912     2.488    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.100ns (9.287%)  route 0.977ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.977     2.552    ctoc/rst_osd
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.100ns (9.068%)  route 1.003ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.003     2.578    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y290        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.923%)  route 1.021ns (91.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.021     2.596    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.489     1.581    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.188    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.100ns (8.895%)  route 1.024ns (91.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.024     2.600    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.100ns (8.535%)  route 1.072ns (91.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.072     2.647    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.100ns (8.564%)  route 1.068ns (91.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.068     2.643    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.489     1.580    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.187    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.100ns (8.166%)  route 1.125ns (91.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.125     2.700    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854     2.080    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism             -0.489     1.592    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.199    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.100ns (7.948%)  route 1.158ns (92.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     1.476    ctoc/clk_125M
    SLICE_X145Y279       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y279       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.158     2.734    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.489     1.586    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.193    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    ctoc/ctoc_mmcm_out/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y298    ctoc/serdes_loop[4].osd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_isd_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_osd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_isd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_osd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_isd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_osd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_isd_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y279   ctoc/rst_osd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm
  To Clock:  clk_625M_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y1    ctoc/ctoc_mmcm_out/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm
  To Clock:  clkfbout_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    ctoc/ctoc_mmcm_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.259ns (19.251%)  route 1.086ns (80.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X42Y263        FDRE                                         r  ctoc/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDRE (Prop_fdre_C_Q)         0.259     4.173 r  ctoc/data_out_r_reg[0]/Q
                         net (fo=1, routed)           1.086     5.260    ctoc/data_out_r[0]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.223ns (16.695%)  route 1.113ns (83.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X43Y263        FDRE                                         r  ctoc/data_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y263        FDRE (Prop_fdre_C_Q)         0.223     4.137 r  ctoc/data_out_r_reg[2]/Q
                         net (fo=1, routed)           1.113     5.250    ctoc/data_out_r[2]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.259ns (19.785%)  route 1.050ns (80.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X42Y263        FDRE                                         r  ctoc/data_out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDRE (Prop_fdre_C_Q)         0.259     4.173 r  ctoc/data_out_r_reg[14]/Q
                         net (fo=1, routed)           1.050     5.223    ctoc/data_out_r[14]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.223ns (17.157%)  route 1.077ns (82.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X43Y263        FDRE                                         r  ctoc/data_out_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y263        FDRE (Prop_fdre_C_Q)         0.223     4.137 r  ctoc/data_out_r_reg[4]/Q
                         net (fo=1, routed)           1.077     5.214    ctoc/data_out_r[4]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.223ns (17.176%)  route 1.075ns (82.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X43Y263        FDRE                                         r  ctoc/data_out_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y263        FDRE (Prop_fdre_C_Q)         0.223     4.137 r  ctoc/data_out_r_reg[3]/Q
                         net (fo=1, routed)           1.075     5.213    ctoc/data_out_r[3]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.259ns (18.122%)  route 1.170ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.295     3.826    ctoc/CLK
    SLICE_X148Y296       FDRE                                         r  ctoc/data_out_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y296       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/data_out_r_reg[20]/Q
                         net (fo=1, routed)           1.170     5.255    ctoc/data_out_r[20]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.228    11.818    
                         clock uncertainty           -0.147    11.672    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.278    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.223ns (15.571%)  route 1.209ns (84.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.282     3.813    ctoc/CLK
    SLICE_X143Y284       FDRE                                         r  ctoc/data_out_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y284       FDRE (Prop_fdre_C_Q)         0.223     4.036 r  ctoc/data_out_r_reg[15]/Q
                         net (fo=1, routed)           1.209     5.245    ctoc/data_out_r[15]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism              0.228    11.816    
                         clock uncertainty           -0.147    11.670    
    OLOGIC_X1Y288        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.276    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.259ns (18.153%)  route 1.168ns (81.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.287     3.818    ctoc/CLK
    SLICE_X146Y284       FDRE                                         r  ctoc/data_out_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y284       FDRE (Prop_fdre_C_Q)         0.259     4.077 r  ctoc/data_out_r_reg[35]/Q
                         net (fo=1, routed)           1.168     5.245    ctoc/data_out_r[35]
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism              0.228    11.816    
                         clock uncertainty           -0.147    11.670    
    OLOGIC_X1Y290        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.276    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.223ns (17.337%)  route 1.063ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.384     3.915    ctoc/CLK
    SLICE_X43Y261        FDRE                                         r  ctoc/data_out_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y261        FDRE (Prop_fdre_C_Q)         0.223     4.138 r  ctoc/data_out_r_reg[13]/Q
                         net (fo=1, routed)           1.063     5.202    ctoc/data_out_r[13]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.259ns (20.682%)  route 0.993ns (79.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.383     3.914    ctoc/CLK
    SLICE_X42Y263        FDRE                                         r  ctoc/data_out_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDRE (Prop_fdre_C_Q)         0.259     4.173 r  ctoc/data_out_r_reg[12]/Q
                         net (fo=1, routed)           0.993     5.167    ctoc/data_out_r[12]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  6.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.724%)  route 0.480ns (80.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.591     1.500    ctoc/CLK
    SLICE_X152Y234       FDRE                                         r  ctoc/data_out_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y234       FDRE (Prop_fdre_C_Q)         0.118     1.618 r  ctoc/data_out_r_reg[28]/Q
                         net (fo=1, routed)           0.480     2.098    ctoc/data_out_r[28]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857     2.083    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism             -0.316     1.768    
                         clock uncertainty            0.147     1.914    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.935    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.107ns (18.553%)  route 0.470ns (81.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.568     1.477    ctoc/CLK
    SLICE_X158Y278       FDRE                                         r  ctoc/data_out_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y278       FDRE (Prop_fdre_C_Q)         0.107     1.584 r  ctoc/data_out_r_reg[61]/Q
                         net (fo=1, routed)           0.470     2.053    ctoc/data_out_r[61]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.316     1.759    
                         clock uncertainty            0.147     1.905    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.017     1.888    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.107ns (18.608%)  route 0.468ns (81.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.568     1.477    ctoc/CLK
    SLICE_X158Y278       FDRE                                         r  ctoc/data_out_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y278       FDRE (Prop_fdre_C_Q)         0.107     1.584 r  ctoc/data_out_r_reg[63]/Q
                         net (fo=1, routed)           0.468     2.052    ctoc/data_out_r[63]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.316     1.759    
                         clock uncertainty            0.147     1.905    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.023     1.882    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.024%)  route 0.502ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.576     1.485    ctoc/CLK
    SLICE_X158Y261       FDRE                                         r  ctoc/data_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y261       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/data_out_r_reg[6]/Q
                         net (fo=1, routed)           0.502     2.105    ctoc/data_out_r[6]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.924    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.118ns (18.680%)  route 0.514ns (81.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.567     1.476    ctoc/CLK
    SLICE_X152Y278       FDRE                                         r  ctoc/data_out_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y278       FDRE (Prop_fdre_C_Q)         0.118     1.594 r  ctoc/data_out_r_reg[34]/Q
                         net (fo=1, routed)           0.514     2.107    ctoc/data_out_r[34]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.316     1.755    
                         clock uncertainty            0.147     1.901    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.922    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.802%)  route 0.510ns (81.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.576     1.485    ctoc/CLK
    SLICE_X158Y261       FDRE                                         r  ctoc/data_out_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y261       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/data_out_r_reg[9]/Q
                         net (fo=1, routed)           0.510     2.112    ctoc/data_out_r[9]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.924    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.781%)  route 0.534ns (84.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.567     1.476    ctoc/CLK
    SLICE_X161Y272       FDRE                                         r  ctoc/data_out_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y272       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  ctoc/data_out_r_reg[47]/Q
                         net (fo=1, routed)           0.534     2.109    ctoc/data_out_r[47]
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.316     1.754    
                         clock uncertainty            0.147     1.900    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.921    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.118ns (18.489%)  route 0.520ns (81.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.568     1.477    ctoc/CLK
    SLICE_X158Y278       FDRE                                         r  ctoc/data_out_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y278       FDRE (Prop_fdre_C_Q)         0.118     1.595 r  ctoc/data_out_r_reg[33]/Q
                         net (fo=1, routed)           0.520     2.115    ctoc/data_out_r[33]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.316     1.755    
                         clock uncertainty            0.147     1.901    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.922    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.118ns (18.263%)  route 0.528ns (81.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.565     1.474    ctoc/CLK
    SLICE_X154Y273       FDRE                                         r  ctoc/data_out_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y273       FDRE (Prop_fdre_C_Q)         0.118     1.592 r  ctoc/data_out_r_reg[58]/Q
                         net (fo=1, routed)           0.528     2.120    ctoc/data_out_r[58]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.924    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.118ns (18.506%)  route 0.520ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.571     1.480    ctoc/CLK
    SLICE_X160Y268       FDRE                                         r  ctoc/data_out_r_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y268       FDRE (Prop_fdre_C_Q)         0.118     1.598 r  ctoc/data_out_r_reg[66]/Q
                         net (fo=1, routed)           0.520     2.117    ctoc/data_out_r[66]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.316     1.753    
                         clock uncertainty            0.147     1.899    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.920    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        7.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.204ns (39.218%)  route 0.316ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.319    -2.376    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y273        FDPE (Prop_fdpe_C_Q)         0.204    -2.172 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.316    -1.856    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X50Y273        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.180     6.204    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X50Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.601     5.603    
                         clock uncertainty           -0.063     5.540    
    SLICE_X50Y273        FDPE (Recov_fdpe_C_PRE)     -0.270     5.270    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.270    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  7.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.195%)  route 0.141ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.734    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y273        FDPE (Prop_fdpe_C_Q)         0.091    -0.643 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.141    -0.502    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X50Y273        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.798    -0.600    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X50Y273        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.123    -0.723    
    SLICE_X50Y273        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.813    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.311    





