git clone --depth 1 --no-tags https://github.com/JIAMAOXU/ECE385_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557005792
git clone --depth 1 --no-tags https://github.com/originalapple/Verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556153992
git clone --depth 1 --no-tags https://github.com/TyapkinVI-VI-VI/FPGA-frequency-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557951203
git clone --depth 1 --no-tags https://github.com/J0n4th4nLin/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561313760
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/reginc_adhoc_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556299648
git clone --depth 1 --no-tags https://github.com/jasonkaufmann/ice40-HX8K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556440769
git clone --depth 1 --no-tags https://github.com/0x6770/hw_sw_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556650384
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ecd_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558648933
git clone --depth 1 --no-tags https://github.com/avcolgate/Liberty_creator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559938527
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561118069
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Assignment-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560985008
git clone --depth 1 --no-tags https://github.com/baileyjg/Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560910425
git clone --depth 1 --no-tags https://github.com/JiDuQiu/inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560913019
git clone --depth 1 --no-tags https://github.com/notogp/Labs_ISA_Group26.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559175226
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559230999
git clone --depth 1 --no-tags https://github.com/lifederichang/Computer-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559178964
git clone --depth 1 --no-tags https://github.com/lanzyn/tp_1_isl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556978825
git clone --depth 1 --no-tags https://github.com/jquepi/yosys-bigsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557333452
git clone --depth 1 --no-tags https://github.com/ronnyim12345/STICKMAN3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561880105
git clone --depth 1 --no-tags https://github.com/chain-smok/11.6-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562340368
git clone --depth 1 --no-tags https://github.com/LKYcamel/FPGA_AM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558731491
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558530972
git clone --depth 1 --no-tags https://github.com/iCloudX/asic_backend_design_sp22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558670330
git clone --depth 1 --no-tags https://github.com/danther98/Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558670670
git clone --depth 1 --no-tags https://github.com/leader1gnite/Accelerator-DK-02-OvdienkoPavlo-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557466870
git clone --depth 1 --no-tags https://github.com/SuhasC572/EE2003-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557432322
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/SystolicArraySimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561757416
git clone --depth 1 --no-tags https://github.com/alexTormentor/Schemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563412930
git clone --depth 1 --no-tags https://github.com/cubed-guy/16bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563213582
git clone --depth 1 --no-tags https://github.com/SaadBab/ELEC3500-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563542832
git clone --depth 1 --no-tags https://github.com/alkeirn/optical_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560203770
git clone --depth 1 --no-tags https://github.com/VictoriaJ2001/CPU_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559104731
git clone --depth 1 --no-tags https://github.com/yu-yake2002/yuyake-OSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559443458
git clone --depth 1 --no-tags https://github.com/IngilizAdam/BIL361-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556349581
git clone --depth 1 --no-tags https://github.com/ardor03/MIPS-32bit-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556373845
git clone --depth 1 --no-tags https://github.com/Maxx67545/DK-02_Herasymenko_AP_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557485510
git clone --depth 1 --no-tags https://github.com/benallard/nextpnr-turingtumble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557491011
git clone --depth 1 --no-tags https://github.com/kassiemarq/Basys3-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557695262
git clone --depth 1 --no-tags https://github.com/KyoiLin/CAtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558921622
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558284198
git clone --depth 1 --no-tags https://github.com/adityasingh6256/OpenFasoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561865915
git clone --depth 1 --no-tags https://github.com/noemiabril/Atari7800_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559598135
git clone --depth 1 --no-tags https://github.com/kevin420731/550-pc4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559743213
git clone --depth 1 --no-tags https://github.com/kotorikanbe/counter_ultra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562916441
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFox_Demo_Histogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561422741
git clone --depth 1 --no-tags https://github.com/CurryTech12/Half-Adder-Project-Three.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562252073
git clone --depth 1 --no-tags https://github.com/juanyodavid/BCD-verilog-xc7a35tcsg324-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561732636
git clone --depth 1 --no-tags https://github.com/Chigook/IP_AXI4_STEPMOTOR_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562656577
git clone --depth 1 --no-tags https://github.com/Zhou-bl/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560465322
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/Synthesis-of-a-Top-system-with-some-related-reports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560796644
git clone --depth 1 --no-tags https://github.com/Nalinaa/Verilog_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561116197
git clone --depth 1 --no-tags https://github.com/Nalinaa/Verilog_Prt_Asgm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561161692
git clone --depth 1 --no-tags https://github.com/r-lewellyn/hvcc-demo-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560863720
git clone --depth 1 --no-tags https://github.com/codeck313/camera_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561078943
git clone --depth 1 --no-tags https://github.com/Aymane-Aeris-El-Asslouj/ECE369_MIPS32_Xilinx_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559170536
git clone --depth 1 --no-tags https://github.com/Lijinlin-dot/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556233078
git clone --depth 1 --no-tags https://github.com/Cwzxcvbnm1/axis_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556075536
git clone --depth 1 --no-tags https://github.com/ValDLaw/MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559238757
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/Assignment-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560527658
git clone --depth 1 --no-tags https://github.com/Fallere-825/VS_Code_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561635653
git clone --depth 1 --no-tags https://github.com/bbahd30/CSN-221-Memory-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561458767
git clone --depth 1 --no-tags https://github.com/padhi-bisesh/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562222958
git clone --depth 1 --no-tags https://github.com/Antonia2000/Circuit-Pipeline-De-Sortare-a-Datelor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563331390
git clone --depth 1 --no-tags https://github.com/kamalshafi/Implementation-of-an-ANN-for-Handwritten-Digit-Recognition-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556481513
git clone --depth 1 --no-tags https://github.com/omarzalah/System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556393521
git clone --depth 1 --no-tags https://github.com/JINAY08/Image-Enhancement-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556827640
git clone --depth 1 --no-tags https://github.com/dineshannayya/temp_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558399818
git clone --depth 1 --no-tags https://github.com/Blank0313/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556151980
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556172932
git clone --depth 1 --no-tags https://github.com/sandchick/insitu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562737993
git clone --depth 1 --no-tags https://github.com/Grimmjow-Jaegerjaquez/DSDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562099257
git clone --depth 1 --no-tags https://github.com/ojeffreyo/SimpleVCSSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562680804
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562713508
git clone --depth 1 --no-tags https://github.com/vaughanstech/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561143657
git clone --depth 1 --no-tags https://github.com/Sam-Wu-911117/LAB_01_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556690896
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue-Amiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567285066
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/Fpga-accelerator-demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566138195
git clone --depth 1 --no-tags https://github.com/openXC7/demo-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567883625
git clone --depth 1 --no-tags https://github.com/Prananya123/RTL-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566361695
git clone --depth 1 --no-tags https://github.com/TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568736809
git clone --depth 1 --no-tags https://github.com/Thes0me/pango_video_local_dimming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563823112
git clone --depth 1 --no-tags https://github.com/leifengrui/FPGA_competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564109288
git clone --depth 1 --no-tags https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569260662
git clone --depth 1 --no-tags https://github.com/JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563877707
git clone --depth 1 --no-tags https://github.com/Prajwal-ECE/RTL-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568905773
git clone --depth 1 --no-tags https://github.com/khaHesham/Five-stages-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566509086
git clone --depth 1 --no-tags https://github.com/controlpaths/verilog_dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568395502
git clone --depth 1 --no-tags https://github.com/HHHUUUGGGOOO/2022_CVSD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567243250
