

================================================================
== Vitis HLS Report for 'krnl_idct_dataflow_entry6'
================================================================
* Date:           Thu Jan 14 21:10:46 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        krnl_idct
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.458 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       82|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |    and   |   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n  |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |    and   |   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |    and   |   0|  0|   2|           2|           2|
    |ap_block_state1        |    or    |   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |block_out_blk_n      |   9|          2|    1|          2|
    |blocks_out1_blk_n    |   9|          2|    1|          2|
    |blocks_out_blk_n     |   9|          2|    1|          2|
    |ignore_dc_out_blk_n  |   9|          2|    1|          2|
    |q_out_blk_n          |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |voutp_out_blk_n      |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  72|         16|    8|         16|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_done               | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|start_out             | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|start_write           | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_ext_blocking_n     | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_str_blocking_n     | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|ap_int_blocking_n     | out |    1| ap_ctrl_hs | krnl_idct_dataflow.entry6 | return value |
|block_r               |  in |   64|   ap_none  |          block_r          |    scalar    |
|q                     |  in |   64|   ap_none  |             q             |    scalar    |
|voutp                 |  in |   64|   ap_none  |           voutp           |    scalar    |
|ignore_dc             |  in |   32|   ap_none  |         ignore_dc         |    scalar    |
|blocks                |  in |   32|   ap_none  |           blocks          |    scalar    |
|block_out_din         | out |   64|   ap_fifo  |         block_out         |    pointer   |
|block_out_full_n      |  in |    1|   ap_fifo  |         block_out         |    pointer   |
|block_out_write       | out |    1|   ap_fifo  |         block_out         |    pointer   |
|q_out_din             | out |   64|   ap_fifo  |           q_out           |    pointer   |
|q_out_full_n          |  in |    1|   ap_fifo  |           q_out           |    pointer   |
|q_out_write           | out |    1|   ap_fifo  |           q_out           |    pointer   |
|voutp_out_din         | out |   64|   ap_fifo  |         voutp_out         |    pointer   |
|voutp_out_full_n      |  in |    1|   ap_fifo  |         voutp_out         |    pointer   |
|voutp_out_write       | out |    1|   ap_fifo  |         voutp_out         |    pointer   |
|ignore_dc_out_din     | out |   32|   ap_fifo  |       ignore_dc_out       |    pointer   |
|ignore_dc_out_full_n  |  in |    1|   ap_fifo  |       ignore_dc_out       |    pointer   |
|ignore_dc_out_write   | out |    1|   ap_fifo  |       ignore_dc_out       |    pointer   |
|blocks_out_din        | out |   31|   ap_fifo  |         blocks_out        |    pointer   |
|blocks_out_full_n     |  in |    1|   ap_fifo  |         blocks_out        |    pointer   |
|blocks_out_write      | out |    1|   ap_fifo  |         blocks_out        |    pointer   |
|blocks_out1_din       | out |   32|   ap_fifo  |        blocks_out1        |    pointer   |
|blocks_out1_full_n    |  in |    1|   ap_fifo  |        blocks_out1        |    pointer   |
|blocks_out1_write     | out |    1|   ap_fifo  |        blocks_out1        |    pointer   |
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%blocks_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %blocks"   --->   Operation 2 'read' 'blocks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ignore_dc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ignore_dc"   --->   Operation 3 'read' 'ignore_dc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%voutp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutp"   --->   Operation 4 'read' 'voutp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q"   --->   Operation 5 'read' 'q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%block_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %block_r"   --->   Operation 6 'read' 'block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %blocks_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %block_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %block_out, i64 %block_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %q_out, i64 %q_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %voutp_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %voutp_out, i64 %voutp_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ignore_dc_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ignore_dc_out, i32 %ignore_dc_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %blocks_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i31P, i31 %blocks_out, i31 %empty"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %blocks_out1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %blocks_out1, i32 %blocks_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ voutp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ignore_dc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ q_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ voutp_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ignore_dc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ blocks_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ blocks_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blocks_read       (read         ) [ 00]
ignore_dc_read    (read         ) [ 00]
voutp_read        (read         ) [ 00]
q_read            (read         ) [ 00]
block_read        (read         ) [ 00]
empty             (trunc        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="voutp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voutp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ignore_dc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ignore_dc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="blocks">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blocks"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="voutp_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voutp_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ignore_dc_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ignore_dc_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="blocks_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blocks_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="blocks_out1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blocks_out1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="blocks_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blocks_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ignore_dc_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ignore_dc_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="voutp_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="voutp_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="q_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="block_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="0" index="2" bw="31" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="empty_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="64" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="58" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="52" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="46" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="46" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_out | {1 }
	Port: q_out | {1 }
	Port: voutp_out | {1 }
	Port: ignore_dc_out | {1 }
	Port: blocks_out | {1 }
	Port: blocks_out1 | {1 }
 - Input state : 
	Port: krnl_idct_dataflow.entry6 : block_r | {1 }
	Port: krnl_idct_dataflow.entry6 : q | {1 }
	Port: krnl_idct_dataflow.entry6 : voutp | {1 }
	Port: krnl_idct_dataflow.entry6 : ignore_dc | {1 }
	Port: krnl_idct_dataflow.entry6 : blocks | {1 }
	Port: krnl_idct_dataflow.entry6 : block_out | {}
	Port: krnl_idct_dataflow.entry6 : q_out | {}
	Port: krnl_idct_dataflow.entry6 : voutp_out | {}
	Port: krnl_idct_dataflow.entry6 : ignore_dc_out | {}
	Port: krnl_idct_dataflow.entry6 : blocks_out | {}
	Port: krnl_idct_dataflow.entry6 : blocks_out1 | {}
  - Chain level:
	State 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |   blocks_read_read_fu_46  |
|          | ignore_dc_read_read_fu_52 |
|   read   |   voutp_read_read_fu_58   |
|          |     q_read_read_fu_64     |
|          |   block_read_read_fu_70   |
|----------|---------------------------|
|          |   write_ln0_write_fu_76   |
|          |   write_ln0_write_fu_84   |
|   write  |   write_ln0_write_fu_92   |
|          |   write_ln0_write_fu_100  |
|          |   write_ln0_write_fu_108  |
|          |   write_ln0_write_fu_115  |
|----------|---------------------------|
|   trunc  |        empty_fu_123       |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
