// Seed: 2346700085
program module_0 (
    input  wire  id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output logic id_5,
    input  wire  id_6,
    input  uwire id_7
);
  always id_5 <= id_0;
  wire id_9;
  assign module_1.id_9 = 0;
  wire ["" : -1] id_10, id_11, id_12;
  wire [-1 'b0 : -1] id_13, id_14;
endprogram
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output logic id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output logic id_6,
    output wor id_7,
    output wor id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wire id_14[1 : -1 'b0],
    input supply1 id_15,
    output tri1 id_16,
    input uwire id_17
);
  always_ff
    if (1) id_2 <= id_9;
    else id_6 = id_10;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_17,
      id_4,
      id_13,
      id_6,
      id_4,
      id_10
  );
  always $clog2(66);
  ;
endmodule
